Home
last modified time | relevance | path

Searched refs:SDMA0_CHICKEN_BITS__WR_COMBINE_256B_ENABLE_MASK (Results 1 – 4 of 4) sorted by relevance

/openbsd/src/sys/dev/pci/drm/amd/include/asic_reg/gc/
Dgc_11_5_0_sh_mask.h116 #define SDMA0_CHICKEN_BITS__WR_COMBINE_256B_ENABLE_MASK … macro
Dgc_11_0_0_sh_mask.h106 #define SDMA0_CHICKEN_BITS__WR_COMBINE_256B_ENABLE_MASK … macro
Dgc_12_0_0_sh_mask.h109 #define SDMA0_CHICKEN_BITS__WR_COMBINE_256B_ENABLE_MASK … macro
Dgc_11_0_3_sh_mask.h111 #define SDMA0_CHICKEN_BITS__WR_COMBINE_256B_ENABLE_MASK … macro