Home
last modified time | relevance | path

Searched refs:RegisterClassHierarchy (Results 1 – 1 of 1) sorted by relevance

/openbsd/src/gnu/llvm/llvm/utils/TableGen/
DRegisterBankEmitter.cpp64 const CodeGenRegBank &RegisterClassHierarchy) const { in getExplicitlySpecifiedRegisterClasses()
67 RCs.push_back(RegisterClassHierarchy.getRegClass(RCDef)); in getExplicitlySpecifiedRegisterClasses()
169 const CodeGenRegBank &RegisterClassHierarchy, in visitRegisterBankClasses() argument
181 for (const auto &PossibleSubclass : RegisterClassHierarchy.getRegClasses()) { in visitRegisterBankClasses()
187 visitRegisterBankClasses(RegisterClassHierarchy, &PossibleSubclass, in visitRegisterBankClasses()
197 for (const auto &SubIdx : RegisterClassHierarchy.getSubRegIndices()) { in visitRegisterBankClasses()
198 BitVector BV(RegisterClassHierarchy.getRegClasses().size()); in visitRegisterBankClasses()
213 const CodeGenRegBank &RegisterClassHierarchy = Target.getRegBank(); in emitBaseClassImplementation() local
219 (RegisterClassHierarchy.getRegClasses().size() + 31) / 32); in emitBaseClassImplementation()
251 << RegisterClassHierarchy.getRegClasses().size() << ");\n"; in emitBaseClassImplementation()
[all …]