Home
last modified time | relevance | path

Searched refs:Reg128 (Results 1 – 2 of 2) sorted by relevance

/openbsd/src/gnu/llvm/llvm/lib/Target/AArch64/
DAArch64RegisterInfo.td552 multiclass VectorList<int count, RegisterClass Reg64, RegisterClass Reg128> {
570 def "128" : RegisterOperand<Reg128, "printImplicitlyTypedVectorList"> {
604 def "16b" : TypedVecListRegOperand<Reg128, 16, "b"> {
610 def "8h" : TypedVecListRegOperand<Reg128, 8, "h"> {
616 def "4s" : TypedVecListRegOperand<Reg128, 4, "s"> {
622 def "2d" : TypedVecListRegOperand<Reg128, 2, "d"> {
628 def "b" : TypedVecListRegOperand<Reg128, 0, "b"> {
634 def "h" : TypedVecListRegOperand<Reg128, 0, "h"> {
640 def "s" : TypedVecListRegOperand<Reg128, 0, "s"> {
646 def "d" : TypedVecListRegOperand<Reg128, 0, "d"> {
/openbsd/src/gnu/llvm/llvm/lib/Target/SystemZ/
DSystemZInstrInfo.cpp81 Register Reg128 = LowRegOp.getReg(); in splitMove() local
93 MachineInstrBuilder(MF, EarlierMI).addReg(Reg128, Reg128UndefImpl); in splitMove()
94 MachineInstrBuilder(MF, MI).addReg(Reg128, (Reg128UndefImpl | Reg128Killed)); in splitMove()