Searched refs:RRX (Results 1 – 11 of 11) sorted by relevance
| /openbsd/src/gnu/llvm/lldb/source/Plugins/Process/Utility/ |
| D | ARMUtils.h | 202 static inline uint32_t RRX(const uint32_t value, const uint32_t carry_in, in RRX() function
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.h | 107 RRX, // V = RRX X, Flag -> srl X, 1 + shift in carry flag. enumerator
|
| D | ARMScheduleM7.td | 332 // Treat pure shift operations (except for RRX) as if they used the EX1
|
| D | ARMScheduleA57.td | 218 // (ASR, LSL, LSR, ROR, RRX)=MOVsi, MVN
226 "(t2|t)RORri", "(t2)?RRX", "t2MOV", "tROR")>;
|
| D | ARMScheduleR52.td | 338 (instregex "t2LDC", "RBIT", "REV", "REV16", "REVSH", "RRX")>;
|
| D | ARMScheduleSwift.td | 154 // ASR,LSL,ROR,RRX
|
| D | ARMInstrInfo.td | 197 def ARMrrx : SDNode<"ARMISD::RRX" , SDTIntUnaryOp, [SDNPInGlue ]>;
3707 def RRX: PseudoInst<(outs GPR:$Rd), (ins GPR:$Rm), IIC_iMOVsi,
6368 // LSR, ROR, and RRX instructions.
|
| D | ARMExpandPseudoInsts.cpp | 2470 case ARM::RRX: { in ExpandMI()
|
| D | ARMISelLowering.cpp | 1707 MAKE_CASE(ARMISD::RRX) in getTargetNodeName()
6701 Lo = DAG.getNode(ARMISD::RRX, dl, MVT::i32, Lo, Hi.getValue(1)); in Expand64BitShift()
|
| /openbsd/src/gnu/usr.bin/binutils/gas/ |
| D | ChangeLog-9697 | 4127 (decode_shift): Allow upper-case RRX.
|
| /openbsd/src/gnu/usr.bin/binutils-2.17/gas/ |
| D | ChangeLog-9697 | 4127 (decode_shift): Allow upper-case RRX.
|