Home
last modified time | relevance | path

Searched refs:Op0Reg (Results 1 – 4 of 4) sorted by relevance

/openbsd/src/gnu/llvm/llvm/lib/Target/AArch64/
DAArch64FastISel.cpp256 unsigned emitLSL_rr(MVT RetVT, unsigned Op0Reg, unsigned Op1Reg);
257 unsigned emitLSL_ri(MVT RetVT, MVT SrcVT, unsigned Op0Reg, uint64_t Imm,
259 unsigned emitLSR_rr(MVT RetVT, unsigned Op0Reg, unsigned Op1Reg);
260 unsigned emitLSR_ri(MVT RetVT, MVT SrcVT, unsigned Op0Reg, uint64_t Imm,
262 unsigned emitASR_rr(MVT RetVT, unsigned Op0Reg, unsigned Op1Reg);
263 unsigned emitASR_ri(MVT RetVT, MVT SrcVT, unsigned Op0Reg, uint64_t Imm,
3635 Register Op0Reg = getRegForValue(II->getOperand(0)); in fastLowerIntrinsicCall() local
3636 if (!Op0Reg) in fastLowerIntrinsicCall()
3639 unsigned ResultReg = fastEmit_r(VT, VT, ISD::FSQRT, Op0Reg); in fastLowerIntrinsicCall()
4031 unsigned AArch64FastISel::emitLSL_rr(MVT RetVT, unsigned Op0Reg, in emitLSL_rr() argument
[all …]
/openbsd/src/gnu/llvm/llvm/lib/Target/Mips/
DMipsFastISel.cpp1965 Register Op0Reg = getRegForValue(Op0); in selectShift() local
1966 if (!Op0Reg) in selectShift()
1977 if (!emitIntExt(Op0MVT, Op0Reg, MVT::i32, TempReg, IsZExt)) in selectShift()
1980 Op0Reg = TempReg; in selectShift()
2000 emitInst(Opcode, ResultReg).addReg(Op0Reg).addImm(ShiftVal); in selectShift()
2023 emitInst(Opcode, ResultReg).addReg(Op0Reg).addReg(Op1Reg); in selectShift()
/openbsd/src/gnu/llvm/llvm/lib/Target/X86/
DX86FastISel.cpp1407 Register Op0Reg = getRegForValue(Op0); in X86FastEmitCompare() local
1408 if (Op0Reg == 0) return false; in X86FastEmitCompare()
1420 .addReg(Op0Reg) in X86FastEmitCompare()
1432 .addReg(Op0Reg) in X86FastEmitCompare()
1838 Register Op0Reg = getRegForValue(I->getOperand(0)); in X86SelectShift() local
1839 if (Op0Reg == 0) return false; in X86SelectShift()
1855 .addReg(Op0Reg); in X86SelectShift()
1947 Register Op0Reg = getRegForValue(I->getOperand(0)); in X86SelectDivRem() local
1948 if (Op0Reg == 0) in X86SelectDivRem()
1956 TII.get(OpEntry.OpCopy), TypeEntry.LowInReg).addReg(Op0Reg); in X86SelectDivRem()
DX86InstructionSelector.cpp1079 const Register Op0Reg = I.getOperand(2).getReg(); in selectUadde() local
1117 .addReg(Op0Reg) in selectUadde()