Searched refs:MCLK_DIV5 (Results 1 – 2 of 2) sorted by relevance
57 #define MCLK_DIV5 0x12000000 /* MCLK = SRC / 5 */ macro
718 reg |= MCLK_DIV5; in i2s_set_rate()