Searched refs:MCLK_DIV1 (Results 1 – 2 of 2) sorted by relevance
55 #define MCLK_DIV1 0x14000000 /* MCLK = SRC */ macro
712 reg |= MCLK_DIV1; in i2s_set_rate()