Home
last modified time | relevance | path

Searched refs:IsOr (Results 1 – 4 of 4) sorted by relevance

/openbsd/src/gnu/llvm/llvm/lib/Transforms/Scalar/
DConstraintElimination.cpp701 bool IsOr = match(Cond, m_LogicalOr()); in addInfoFor() local
705 if (IsOr && IsAnd) in addInfoFor()
708 BasicBlock *Successor = Br->getSuccessor(IsOr ? 1 : 0); in addInfoFor()
722 FactOrCheck::getFact(DT.getNode(Successor), Cmp, IsOr)); in addInfoFor()
725 if (IsOr && match(Cur, m_LogicalOr(m_Value(Op0), m_Value(Op1)))) { in addInfoFor()
/openbsd/src/gnu/llvm/llvm/lib/Target/Mips/
DMipsExpandPseudo.cpp641 bool IsOr = false; in expandAtomicBinOp() local
669 IsOr = true; in expandAtomicBinOp()
692 IsOr = true; in expandAtomicBinOp()
792 assert(IsOr && OR && "Unknown instruction for atomic pseudo expansion!"); in expandAtomicBinOp()
793 (void)IsOr; in expandAtomicBinOp()
/openbsd/src/gnu/llvm/llvm/utils/TableGen/
DCompressInstEmitter.cpp494 bool IsOr = CombineType == "any_of"; in getReqFeatures() local
509 if (IsOr) in getReqFeatures()
515 if (IsOr) in getReqFeatures()
DAsmWriterEmitter.cpp1002 bool IsOr = CombineType == "any_of"; in EmitPrintAliasInstruction() local
1004 if (IsOr && D->getNumArgs() == 2 && isa<DagInit>(D->getArg(1))) { in EmitPrintAliasInstruction()
1029 "AliasPatternCond::K_{0}{1}Feature, {2}::{3}", IsOr ? "Or" : "", in EmitPrintAliasInstruction()
1034 if (IsOr) in EmitPrintAliasInstruction()