| /openbsd/src/gnu/llvm/llvm/include/llvm/MCA/HardwareUnits/ |
| D | Scheduler.h | 36 virtual bool compare(const InstRef &Lhs, const InstRef &Rhs) const = 0;
43 int computeRank(const InstRef &Lhs) const { in computeRank()
51 bool compare(const InstRef &Lhs, const InstRef &Rhs) const override { in compare()
111 std::vector<InstRef> WaitSet;
112 std::vector<InstRef> PendingSet;
113 std::vector<InstRef> ReadySet;
114 std::vector<InstRef> IssuedSet;
138 InstRef &IR,
144 void updateIssuedSet(SmallVectorImpl<InstRef> &Executed);
149 bool promoteToReadySet(SmallVectorImpl<InstRef> &Ready);
[all …]
|
| D | LSUnit.h | 49 InstRef CriticalMemoryInstruction;
75 const InstRef &getCriticalMemoryInstruction() const { in getCriticalMemoryInstruction()
115 void onGroupIssued(const InstRef &IR, bool ShouldUpdateCriticalDep) { in onGroupIssued()
135 void onInstructionIssued(const InstRef &IR) { in onInstructionIssued()
163 void onInstructionExecuted(const InstRef &IR) { in onInstructionExecuted()
256 virtual Status isAvailable(const InstRef &IR) const = 0;
264 virtual unsigned dispatch(const InstRef &IR) = 0;
276 bool isReady(const InstRef &IR) const { in isReady()
284 bool isPending(const InstRef &IR) const { in isPending()
292 bool isWaiting(const InstRef &IR) const { in isWaiting()
[all …]
|
| D | RetireControlUnit.h | 52 InstRef IR;
91 unsigned dispatch(const InstRef &IS);
|
| /openbsd/src/gnu/llvm/llvm/include/llvm/MCA/Stages/ |
| D | InOrderIssueStage.h | 37 InstRef IR;
45 const InstRef &getInstruction() const { return IR; } in getInstruction()
46 InstRef &getInstruction() { return IR; } in getInstruction()
50 void update(const InstRef &Inst, unsigned Cycles, StallKind SK);
62 SmallVector<InstRef, 4> IssuedInst;
70 InstRef CarriedOver;
88 bool canExecute(const InstRef &IR);
91 Error tryIssue(InstRef &IR);
103 void notifyInstructionIssued(const InstRef &IR,
105 void notifyInstructionDispatched(const InstRef &IR, unsigned Ops,
[all …]
|
| D | ExecuteStage.h | 37 Error issueInstruction(InstRef &IR);
44 Error handleInstructionEliminated(InstRef &IR);
62 bool isAvailable(const InstRef &IR) const override;
73 Error execute(InstRef &IR) override;
75 void notifyInstructionIssued(const InstRef &IR,
77 void notifyInstructionExecuted(const InstRef &IR) const;
78 void notifyInstructionPending(const InstRef &IR) const;
79 void notifyInstructionReady(const InstRef &IR) const;
83 void notifyReservedOrReleasedBuffers(const InstRef &IR, bool Reserved) const;
|
| D | DispatchStage.h | 53 InstRef CarriedOver;
58 bool checkRCU(const InstRef &IR) const;
59 bool checkPRF(const InstRef &IR) const;
60 bool canDispatch(const InstRef &IR) const;
61 Error dispatch(InstRef IR);
63 void notifyInstructionDispatched(const InstRef &IR,
72 bool isAvailable(const InstRef &IR) const override;
78 Error execute(InstRef &IR) override;
|
| D | Stage.h | 25 class InstRef; variable
42 virtual bool isAvailable(const InstRef &IR) const { return true; } in isAvailable()
58 virtual Error execute(InstRef &IR) = 0;
65 bool checkNextStage(const InstRef &IR) const { in checkNextStage()
73 Error moveToTheNextStage(InstRef &IR) { in moveToTheNextStage()
|
| D | MicroOpQueueStage.h | 27 SmallVector<InstRef, 8> Buffer;
54 unsigned getNormalizedOpcodes(const InstRef &IR) const { in getNormalizedOpcodes()
67 bool isAvailable(const InstRef &IR) const override { in isAvailable()
80 Error execute(InstRef &IR) override;
|
| D | EntryStage.h | 27 InstRef CurrentInstruction;
41 bool isAvailable(const InstRef &IR) const override;
43 Error execute(InstRef &IR) override;
|
| D | RetireStage.h | 44 Error execute(InstRef &IR) override;
45 void notifyInstructionRetired(const InstRef &IR) const;
|
| /openbsd/src/gnu/llvm/llvm/lib/MCA/Stages/ |
| D | ExecuteStage.cpp | 43 bool ExecuteStage::isAvailable(const InstRef &IR) const { in isAvailable()
53 Error ExecuteStage::issueInstruction(InstRef &IR) { in issueInstruction()
55 SmallVector<InstRef, 4> Pending; in issueInstruction()
56 SmallVector<InstRef, 4> Ready; in issueInstruction()
72 for (const InstRef &I : Pending) in issueInstruction()
75 for (const InstRef &I : Ready) in issueInstruction()
81 InstRef IR = HWS.select(); in issueReadyInstructions()
95 SmallVector<InstRef, 4> Executed; in cycleStart()
96 SmallVector<InstRef, 4> Pending; in cycleStart()
97 SmallVector<InstRef, 4> Ready; in cycleStart()
[all …]
|
| D | InOrderIssueStage.cpp | 30 void StallInfo::update(const InstRef &Inst, unsigned Cycles, StallKind SK) { in update()
60 bool InOrderIssueStage::isAvailable(const InstRef &IR) const { in isAvailable()
79 static bool hasResourceHazard(const ResourceManager &RM, const InstRef &IR) { in hasResourceHazard()
88 static unsigned findFirstWriteBackCycle(const InstRef &IR) { in findFirstWriteBackCycle()
105 const InstRef &IR) { in checkRegisterHazard()
115 bool InOrderIssueStage::canExecute(const InstRef &IR) { in canExecute()
169 void InOrderIssueStage::notifyInstructionIssued(const InstRef &IR, in notifyInstructionIssued()
179 const InstRef &IR, unsigned Ops, ArrayRef<unsigned> UsedRegs) { in notifyInstructionDispatched()
186 void InOrderIssueStage::notifyInstructionExecuted(const InstRef &IR) { in notifyInstructionExecuted()
192 void InOrderIssueStage::notifyInstructionRetired(const InstRef &IR, in notifyInstructionRetired()
[all …]
|
| D | DispatchStage.cpp | 38 void DispatchStage::notifyInstructionDispatched(const InstRef &IR, in notifyInstructionDispatched()
46 bool DispatchStage::checkPRF(const InstRef &IR) const { in checkPRF()
62 bool DispatchStage::checkRCU(const InstRef &IR) const { in checkRCU()
71 bool DispatchStage::canDispatch(const InstRef &IR) const { in canDispatch()
78 Error DispatchStage::dispatch(InstRef IR) { in dispatch()
150 CarriedOver = InstRef(); in cycleStart()
154 bool DispatchStage::isAvailable(const InstRef &IR) const { in isAvailable()
174 Error DispatchStage::execute(InstRef &IR) { in execute()
|
| D | EntryStage.cpp | 25 bool EntryStage::isAvailable(const InstRef & /* unused */) const { in isAvailable()
41 CurrentInstruction = InstRef(SR.first, Inst.get()); in getNextInstruction()
47 llvm::Error EntryStage::execute(InstRef & /*unused */) { in execute() argument
|
| D | MicroOpQueueStage.cpp | 22 InstRef IR = Buffer[CurrentInstructionSlotIdx]; in moveInstructions()
46 Error MicroOpQueueStage::execute(InstRef &IR) { in execute()
|
| D | RetireStage.cpp | 49 llvm::Error RetireStage::execute(InstRef &IR) { in execute()
60 void RetireStage::notifyInstructionRetired(const InstRef &IR) const { in notifyInstructionRetired()
|
| /openbsd/src/gnu/llvm/llvm/lib/MCA/HardwareUnits/ |
| D | Scheduler.cpp | 40 Scheduler::Status Scheduler::isAvailable(const InstRef &IR) { in isAvailable()
71 InstRef &IR, in issueInstructionImpl()
100 InstRef &IR, in issueInstruction()
102 SmallVectorImpl<InstRef> &PendingInstructions, in issueInstruction()
103 SmallVectorImpl<InstRef> &ReadyInstructions) { in issueInstruction()
119 bool Scheduler::promoteToReadySet(SmallVectorImpl<InstRef> &Ready) { in promoteToReadySet()
124 InstRef &IR = *I; in promoteToReadySet()
155 bool Scheduler::promoteToPendingSet(SmallVectorImpl<InstRef> &Pending) { in promoteToPendingSet()
160 InstRef &IR = *I; in promoteToPendingSet()
192 InstRef Scheduler::select() { in select()
[all …]
|
| D | LSUnit.cpp | 69 unsigned LSUnit::dispatch(const InstRef &IR) { in dispatch()
196 LSUnit::Status LSUnit::isAvailable(const InstRef &IR) const { in isAvailable()
205 void LSUnitBase::onInstructionExecuted(const InstRef &IR) { in onInstructionExecuted()
214 void LSUnitBase::onInstructionRetired(const InstRef &IR) { in onInstructionRetired()
233 void LSUnit::onInstructionExecuted(const InstRef &IR) { in onInstructionExecuted()
|
| D | RetireControlUnit.cpp | 43 unsigned RetireControlUnit::dispatch(const InstRef &IR) { in dispatch()
85 Current = { InstRef(), 0U, false }; in consumeCurrentToken()
|
| /openbsd/src/gnu/llvm/llvm/include/llvm/MCA/ |
| D | HWEventListener.h | 52 HWInstructionEvent(unsigned type, const InstRef &Inst) in HWInstructionEvent()
59 const InstRef &IR;
67 HWInstructionIssuedEvent(const InstRef &IR, ArrayRef<ResourceUse> UR) in HWInstructionIssuedEvent()
75 HWInstructionDispatchedEvent(const InstRef &IR, ArrayRef<unsigned> Regs, in HWInstructionDispatchedEvent()
96 HWInstructionRetiredEvent(const InstRef &IR, ArrayRef<unsigned> Regs) in HWInstructionRetiredEvent()
122 HWStallEvent(unsigned type, const InstRef &Inst) : Type(type), IR(Inst) {} in HWStallEvent()
128 const InstRef &IR;
146 HWPressureEvent(GenericReason reason, ArrayRef<InstRef> Insts,
154 ArrayRef<InstRef> AffectedInstructions;
174 virtual void onReservedBuffers(const InstRef &Inst, in onReservedBuffers()
[all …]
|
| D | Instruction.h | 720 class InstRef {
724 InstRef() : Data(std::make_pair(0, nullptr)) {} in InstRef() function
725 InstRef(unsigned Index, Instruction *I) : Data(std::make_pair(Index, I)) {} in InstRef() function
727 bool operator==(const InstRef &Other) const { return Data == Other.Data; }
728 bool operator!=(const InstRef &Other) const { return Data != Other.Data; }
729 bool operator<(const InstRef &Other) const {
749 inline raw_ostream &operator<<(raw_ostream &OS, const InstRef &IR) {
|
| D | CustomBehaviour.h | 90 virtual unsigned checkCustomHazard(ArrayRef<InstRef> IssuedInst,
91 const InstRef &IR);
|
| /openbsd/src/gnu/llvm/llvm/tools/llvm-mca/Views/ |
| D | SchedulerStatistics.h | 82 void onReservedBuffers(const InstRef &IR,
87 void onReleasedBuffers(const InstRef &IR,
|
| D | SchedulerStatistics.cpp | 74 void SchedulerStatistics::onReservedBuffers(const InstRef & /* unused */, in onReservedBuffers() argument
83 void SchedulerStatistics::onReleasedBuffers(const InstRef & /* unused */, in onReleasedBuffers() argument
|
| /openbsd/src/gnu/llvm/llvm/lib/MCA/ |
| D | CustomBehaviour.cpp | 21 unsigned CustomBehaviour::checkCustomHazard(ArrayRef<InstRef> IssuedInst, in checkCustomHazard()
22 const InstRef &IR) { in checkCustomHazard()
|