| /openbsd/src/gnu/llvm/llvm/lib/Target/AArch64/ |
| D | AArch64ExpandImm.cpp | 70 uint64_t Imm16 = 0; in tryToreplicateChunks() local 73 Imm16 = (UImm >> ShiftAmt) & 0xFFFF; in tryToreplicateChunks() 75 if (Imm16 != ChunkVal) in tryToreplicateChunks() 80 Insn.push_back({ AArch64::MOVKXi, Imm16, in tryToreplicateChunks() 90 Imm16 = (UImm >> ShiftAmt) & 0xFFFF; in tryToreplicateChunks() 92 if (Imm16 != ChunkVal) in tryToreplicateChunks() 95 Insn.push_back({ AArch64::MOVKXi, Imm16, in tryToreplicateChunks() 276 unsigned Imm16 = (Imm >> Shift) & Mask; in expandMOVImmSimple() local 278 Insn.push_back({ FirstOpc, Imm16, in expandMOVImmSimple() 292 Imm16 = (Imm >> Shift) & Mask; in expandMOVImmSimple() [all …]
|
| /openbsd/src/gnu/usr.bin/binutils/gas/config/ |
| D | tc-i386.h | 270 #define Imm16 0x40 /* 16 bit immediate */ macro 314 #define Imm (Imm8|Imm8S|Imm16|Imm32S|Imm32|Imm64) /* gen'l immediate */ 315 #define EncImm (Imm8|Imm16|Imm32|Imm32S) /* Encodable gen'l immediate */
|
| D | tc-i386.c | 641 return Imm1 | Imm8 | Imm8S | Imm16 | Imm32 | Imm32S | Imm64; 644 ? (Imm8S | Imm8 | Imm16 | Imm32 | Imm32S | Imm64) 646 ? (Imm8 | Imm16 | Imm32 | Imm32S | Imm64) 648 ? (Imm16 | Imm32 | Imm32S | Imm64) 1121 { Imm16, "i16" }, 1867 i.types[op] |= Imm16 | Imm32S | Imm32 | Imm64; in optimize_imm() 1870 i.types[op] |= Imm16 | Imm8 | Imm8S | Imm32S | Imm32 | Imm64; in optimize_imm() 1879 if ((i.types[op] & Imm16) in optimize_imm() 1917 i.types[op] = Imm16; in optimize_imm() 2506 if ((overlap0 & (Imm8 | Imm8S | Imm16 | Imm32 | Imm32S | Imm64)) in finalize_imm() [all …]
|
| D | tc-tic30.c | 1392 current_op->op_type = Disp | Abs24 | Imm16 | Imm24;
|
| /openbsd/src/gnu/usr.bin/binutils-2.17/gas/config/ |
| D | tc-i386.h | 260 #define Imm16 0x40 /* 16 bit immediate */ macro 304 #define Imm (Imm8|Imm8S|Imm16|Imm32S|Imm32|Imm64) /* gen'l immediate */ 305 #define EncImm (Imm8|Imm16|Imm32|Imm32S) /* Encodable gen'l immediate */
|
| D | tc-i386.c | 641 return Imm1 | Imm8 | Imm8S | Imm16 | Imm32 | Imm32S | Imm64; 644 ? (Imm8S | Imm8 | Imm16 | Imm32 | Imm32S | Imm64) 646 ? (Imm8 | Imm16 | Imm32 | Imm32S | Imm64) 648 ? (Imm16 | Imm32 | Imm32S | Imm64) 1150 { Imm16, "i16" }, 2053 i.types[op] |= Imm16 | Imm32S | Imm32 | Imm64; in optimize_imm() 2056 i.types[op] |= Imm16 | Imm8 | Imm8S | Imm32S | Imm32 | Imm64; in optimize_imm() 2065 if ((i.types[op] & Imm16) in optimize_imm() 2111 mask = Imm16; in optimize_imm() 2787 if ((overlap0 & (Imm8 | Imm8S | Imm16 | Imm32 | Imm32S | Imm64)) in finalize_imm() [all …]
|
| D | tc-tic30.c | 636 current_op->op_type = Disp | Abs24 | Imm16 | Imm24; in tic30_operand()
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/ |
| D | AMDGPUInstPrinter.cpp | 434 uint64_t Imm16 = static_cast<uint16_t>(Imm); in printImmediateInt16() local 435 O << formatHex(Imm16); in printImmediateInt16() 468 uint64_t Imm16 = static_cast<uint16_t>(Imm); in printImmediate16() local 469 O << formatHex(Imm16); in printImmediate16() 1370 const unsigned Imm16 = MI->getOperand(OpNo).getImm(); in printSendMsg() local 1375 decodeMsg(Imm16, MsgId, OpId, StreamId, STI); in printSendMsg() 1389 } else if (encodeMsg(MsgId, OpId, StreamId) == Imm16) { in printSendMsg() 1392 O << Imm16; // Unknown imm16 code. in printSendMsg() 1539 uint64_t Imm16 = MI->getOperand(OpNo).getImm() & 0xffff; in printDepCtr() local 1542 if (isSymbolicDepCtrEncoding(Imm16, HasNonDefaultVal, STI)) { in printDepCtr() [all …]
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/X86/MCTargetDesc/ |
| D | X86BaseInfo.h | 853 Imm16 = 4 << ImmShift, enumerator 1006 case X86II::Imm16: in getSizeOfImm() 1026 case X86II::Imm16: in isImmPCRel() 1044 case X86II::Imm16: in isImmSigned()
|
| /openbsd/src/gnu/usr.bin/binutils/include/opcode/ |
| D | i386.h | 148 {"push", 1, 0x68, X, Cpu186|CpuNo64, wl_Suf|DefaultSize, { Imm16|Imm32, 0, 0} }, 155 {"push", 1, 0x68, X, Cpu186|Cpu64, wq_Suf|DefaultSize|NoRex64, { Imm32S|Imm16, 0, 0} }, 312 {"imul", 3, 0x69, X, Cpu186, wlq_Suf|Modrm, { Imm16|Imm32S|Imm32, WordReg|WordMem, WordReg} }, 317 {"imul", 2, 0x69, X, Cpu186, wlq_Suf|Modrm|regKludge,{ Imm16|Imm32S|Imm32, WordReg, 0} }, 377 {"call", 2, 0x9a, X, CpuNo64,wlq_Suf|JumpInterSegment|DefaultSize, { Imm16, Imm16|Imm32, 0} }, 380 {"lcall", 2, 0x9a, X, CpuNo64, wl_Suf|JumpInterSegment|DefaultSize, { Imm16, Imm16|Imm32, 0} }, 389 {"jmp", 2, 0xea, X, CpuNo64,wl_Suf|JumpInterSegment, { Imm16, Imm16|Imm32, 0} }, 392 {"ljmp", 2, 0xea, X, CpuNo64, wl_Suf|JumpInterSegment, { Imm16, Imm16|Imm32, 0} }, 397 {"ret", 1, 0xc2, X, CpuNo64,wlq_Suf|DefaultSize, { Imm16, 0, 0} }, 399 {"ret", 1, 0xc2, X, Cpu64, q_Suf|DefaultSize|NoRex64,{ Imm16, 0, 0} }, [all …]
|
| D | tic30.h | 197 #define Imm16 0x0040 macro 209 #define GAddr1 Rn | Direct | Indirect | Imm16
|
| D | ChangeLog-9103 | 2626 * i386.h (push): Permit Imm16 operand too.
|
| /openbsd/src/gnu/usr.bin/binutils-2.17/include/opcode/ |
| D | i386.h | 154 {"push", 1, 0x68, X, Cpu186|CpuNo64, wl_Suf|DefaultSize, { Imm16|Imm32, 0, 0} }, 161 {"push", 1, 0x68, X, Cpu64, wq_Suf|DefaultSize|NoRex64, { Imm32S|Imm16, 0, 0} }, 326 {"imul", 3, 0x69, X, Cpu186, wlq_Suf|Modrm, { Imm16|Imm32S|Imm32, WordReg|WordMem, WordReg} }, 331 {"imul", 2, 0x69, X, Cpu186, wlq_Suf|Modrm|regKludge,{ Imm16|Imm32S|Imm32, WordReg, 0} }, 392 {"call", 2, 0x9a, X, CpuNo64, wl_Suf|JumpInterSegment|DefaultSize, { Imm16, Imm16|Imm32, 0} }, 395 {"lcall", 2, 0x9a, X, CpuNo64, wl_Suf|JumpInterSegment|DefaultSize, {Imm16, Imm16|Imm32, 0} }, 403 {"jmp", 2, 0xea, X, CpuNo64,wl_Suf|JumpInterSegment, { Imm16, Imm16|Imm32, 0} }, 406 {"ljmp", 2, 0xea, X, CpuNo64, wl_Suf|JumpInterSegment, { Imm16, Imm16|Imm32, 0} }, 410 {"ret", 1, 0xc2, X, CpuNo64,wl_Suf|DefaultSize, { Imm16, 0, 0} }, 412 {"ret", 1, 0xc2, X, Cpu64, wq_Suf|DefaultSize|NoRex64,{ Imm16, 0, 0} }, [all …]
|
| D | tic30.h | 197 #define Imm16 0x0040 macro 209 #define GAddr1 Rn | Direct | Indirect | Imm16
|
| D | ChangeLog-9103 | 2645 * i386.h (push): Permit Imm16 operand too.
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/X86/ |
| D | X86InstrFormats.td | 91 def Imm16 : ImmType<4>; 433 : X86Inst<o, f, Imm16, outs, ins, asm> { 495 : X86Inst<o, f, Imm16, outs, ins, asm> {
|
| D | X86InstrArithmetic.td | 565 /// example, i8 -> Imm8, i16 -> Imm16, i32 -> Imm32. Note that i64 -> Imm32 611 Imm16, i16imm, imm_su, i16i8imm, i16immSExt8_su,
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/ARM/ |
| D | ARMISelDAGToDAG.cpp | 3919 SDValue Imm16 = CurDAG->getTargetConstant((N2CVal & 0xFFFF0000U) >> 16, in Select() local 3921 SDValue Ops[] = { N0.getOperand(0), Imm16, in Select()
|
| D | ARMInstrInfo.td | 884 def Imm16AsmOperand: ImmAsmOperand<16,16> { let Name = "Imm16"; }
|
| /openbsd/src/gnu/usr.bin/binutils-2.17/gas/ |
| D | ChangeLog-9899 | 904 (i386_immediate): Ensure Imm16 is always legal for a 16-bit mode
|
| D | ChangeLog-0001 | 3750 (Imm8, Imm8S, Imm16, Imm32, Imm1, BaseIndex, Disp8, Disp16, Disp32,
|
| /openbsd/src/gnu/usr.bin/binutils/gas/ |
| D | ChangeLog-9899 | 904 (i386_immediate): Ensure Imm16 is always legal for a 16-bit mode
|
| D | ChangeLog-0001 | 3750 (Imm8, Imm8S, Imm16, Imm32, Imm1, BaseIndex, Disp8, Disp16, Disp32,
|