| /openbsd/src/gnu/usr.bin/binutils/gas/config/ |
| D | xtensa-relax.h | 58 typedef enum cmp_op CmpOp; typedef
80 CmpOp cmp;
|
| D | xtensa-relax.c | 142 CmpOp cmpop;
396 PARAMS ((TransitionRule *, CmpOp, unsigned, unsigned));
398 PARAMS ((TransitionRule *, CmpOp, unsigned, unsigned));
568 CmpOp cmp;
585 CmpOp cmp;
|
| /openbsd/src/gnu/usr.bin/binutils-2.17/gas/config/ |
| D | xtensa-relax.h | 95 typedef enum cmp_op CmpOp; typedef
119 CmpOp cmp;
|
| D | xtensa-relax.c | 161 CmpOp cmpop;
544 CmpOp cmp, in append_value_condition()
560 CmpOp cmp, in append_constant_value_condition()
|
| /openbsd/src/gnu/llvm/llvm/lib/FuzzMutate/ |
| D | Operations.cpp | 124 Instruction::OtherOps CmpOp, in cmpOpDescriptor() argument
126 auto buildOp = [CmpOp, Pred](ArrayRef<Value *> Srcs, Instruction *Inst) { in cmpOpDescriptor()
127 return CmpInst::Create(CmpOp, Pred, Srcs[0], Srcs[1], "C", Inst); in cmpOpDescriptor()
130 switch (CmpOp) { in cmpOpDescriptor()
|
| /openbsd/src/gnu/llvm/llvm/include/llvm/FuzzMutate/ |
| D | Operations.h | 38 OpDescriptor cmpOpDescriptor(unsigned Weight, Instruction::OtherOps CmpOp,
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/AArch64/GISel/ |
| D | AArch64PostLegalizerLowering.cpp | 789 static unsigned getCmpOperandFoldingProfit(Register CmpOp, in getCmpOperandFoldingProfit() argument
792 if (!MRI.hasOneNonDBGUse(CmpOp)) in getCmpOperandFoldingProfit()
809 MachineInstr *Def = getDefIgnoringCopies(CmpOp, MRI); in getCmpOperandFoldingProfit()
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/AArch64/ |
| D | AArch64ExpandPseudoInsts.cpp | 75 unsigned LdarOp, unsigned StlrOp, unsigned CmpOp,
190 unsigned StlrOp, unsigned CmpOp, unsigned ExtendImm, unsigned ZeroReg, in expandCMP_SWAP() argument
223 BuildMI(LoadCmpBB, MIMD, TII->get(CmpOp), ZeroReg) in expandCMP_SWAP()
|
| D | AArch64ISelLowering.cpp | 17384 SDValue CmpOp = Op->getOperand(2); in foldOverflowCheck() local
17385 if (!isCMP(CmpOp)) in foldOverflowCheck()
17389 if (!isOneConstant(CmpOp.getOperand(1))) in foldOverflowCheck()
17392 if (!isNullConstant(CmpOp.getOperand(0))) in foldOverflowCheck()
17396 SDValue CsetOp = CmpOp->getOperand(IsAdd ? 0 : 1); in foldOverflowCheck()
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/Hexagon/ |
| D | HexagonPatterns.td | 345 multiclass SelMinMax_pats<PatFrag CmpOp, PatFrag Val,
347 def: Pat<(select (i1 (CmpOp Val:$A, Val:$B)), Val:$A, Val:$B),
349 def: Pat<(select (i1 (CmpOp Val:$A, Val:$B)), Val:$B, Val:$A),
354 SDPatternOperator Sel, SDPatternOperator CmpOp,
356 def: Pat<(Sel (CmpType (CmpOp CmpPred:$Vs, CmpPred:$Vt)),
359 def: Pat<(Sel (CmpType (CmpOp CmpPred:$Vs, CmpPred:$Vt)),
953 multiclass SelMinMax16_pats<PatFrag CmpOp, InstHexagon InstA,
955 def: Pat<(sext_inreg (select (i1 (CmpOp IsPosHalf:$Rs, IsPosHalf:$Rt)),
958 def: Pat<(sext_inreg (select (i1 (CmpOp IsPosHalf:$Rs, IsPosHalf:$Rt)),
|
| D | HexagonBitSimplify.cpp | 2616 MachineOperand &CmpOp = MI->getOperand(2); in simplifyRCmp0() local
2617 if (!CmpOp.isImm() || CmpOp.getImm() != 0) in simplifyRCmp0()
|
| D | HexagonInstrInfo.cpp | 3494 const MachineOperand &CmpOp = GA.getOperand(2); in getCompoundOpcode() local
3495 if (!CmpOp.isImm()) in getCompoundOpcode()
3497 int V = CmpOp.getImm(); in getCompoundOpcode()
|
| /openbsd/src/gnu/llvm/llvm/lib/CodeGen/SelectionDAG/ |
| D | SelectionDAGBuilder.cpp | 2561 SDValue CmpOp = getValue(CB.CmpMHS); in visitSwitchCase() local
2562 EVT VT = CmpOp.getValueType(); in visitSwitchCase()
2565 Cond = DAG.getSetCC(dl, MVT::i1, CmpOp, DAG.getConstant(High, dl, VT), in visitSwitchCase()
2569 VT, CmpOp, DAG.getConstant(Low, dl, VT)); in visitSwitchCase()
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/SystemZ/ |
| D | SystemZISelLowering.cpp | 3155 static bool isAbsolute(SDValue CmpOp, SDValue Pos, SDValue Neg) { in isAbsolute() argument
3160 (Pos == CmpOp || in isAbsolute()
3162 Pos.getOperand(0) == CmpOp))); in isAbsolute()
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/RISCV/ |
| D | RISCVISelLowering.cpp | 8620 CmpOpInfo(const SDValue &CmpOp) in CmpOpInfo() argument
8621 : Ops{CmpOp.getOperand(0), CmpOp.getOperand(1)}, in CmpOpInfo()
8622 CCode{cast<CondCodeSDNode>(CmpOp.getOperand(2))->get()} {}
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/PowerPC/ |
| D | PPCISelLowering.cpp | 10882 SDValue CmpOp = Op.getOperand(2); in LowerATOMIC_CMP_SWAP() local
10885 if (DAG.MaskedValueIsZero(CmpOp, HighBits)) in LowerATOMIC_CMP_SWAP()
10891 DAG.getNode(ISD::AND, dl, MVT::i32, CmpOp, in LowerATOMIC_CMP_SWAP()
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/NVPTX/ |
| D | NVPTXInstrInfo.td | 1685 // "set.CmpOp{.ftz}.dtype.stype", where dtype is the type of the destination
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/X86/ |
| D | X86ISelLowering.cpp | 46762 SDValue CmpOp = EFLAGS.getOperand(0); in combineSetCCMOVMSK() local
46763 unsigned CmpBits = CmpOp.getValueSizeInBits(); in combineSetCCMOVMSK()
46767 if (CmpOp.getOpcode() == ISD::TRUNCATE) in combineSetCCMOVMSK()
46768 CmpOp = CmpOp.getOperand(0); in combineSetCCMOVMSK()
46771 if (CmpOp.getOpcode() != X86ISD::MOVMSK) in combineSetCCMOVMSK()
46774 SDValue Vec = CmpOp.getOperand(0); in combineSetCCMOVMSK()
46791 bool IsOneUse = CmpOp.getNode()->hasOneUse(); in combineSetCCMOVMSK()
|