Home
last modified time | relevance | path

Searched refs:CP_INT_STATUS_RING0__GFX_IDLE_INT_STAT__SHIFT (Results 1 – 13 of 13) sorted by relevance

/openbsd/src/sys/dev/pci/drm/amd/include/asic_reg/gca/
Dgfx_8_0_sh_mask.h1626 #define CP_INT_STATUS_RING0__GFX_IDLE_INT_STAT__SHIFT 0x15 macro
Dgfx_8_1_sh_mask.h2150 #define CP_INT_STATUS_RING0__GFX_IDLE_INT_STAT__SHIFT 0x15 macro
/openbsd/src/sys/dev/pci/drm/amd/include/asic_reg/gc/
Dgc_9_0_sh_mask.h11091 #define CP_INT_STATUS_RING0__GFX_IDLE_INT_STAT__SHIFT macro
Dgc_9_4_3_sh_mask.h14097 #define CP_INT_STATUS_RING0__GFX_IDLE_INT_STAT__SHIFT macro
Dgc_9_1_sh_mask.h12568 #define CP_INT_STATUS_RING0__GFX_IDLE_INT_STAT__SHIFT macro
Dgc_9_2_1_sh_mask.h12372 #define CP_INT_STATUS_RING0__GFX_IDLE_INT_STAT__SHIFT macro
Dgc_9_4_2_sh_mask.h2388 #define CP_INT_STATUS_RING0__GFX_IDLE_INT_STAT__SHIFT macro
Dgc_11_5_0_sh_mask.h12277 #define CP_INT_STATUS_RING0__GFX_IDLE_INT_STAT__SHIFT macro
Dgc_11_0_0_sh_mask.h15461 #define CP_INT_STATUS_RING0__GFX_IDLE_INT_STAT__SHIFT macro
Dgc_12_0_0_sh_mask.h11899 #define CP_INT_STATUS_RING0__GFX_IDLE_INT_STAT__SHIFT macro
Dgc_11_0_3_sh_mask.h17616 #define CP_INT_STATUS_RING0__GFX_IDLE_INT_STAT__SHIFT macro
Dgc_10_1_0_sh_mask.h18039 #define CP_INT_STATUS_RING0__GFX_IDLE_INT_STAT__SHIFT macro
Dgc_10_3_0_sh_mask.h16303 #define CP_INT_STATUS_RING0__GFX_IDLE_INT_STAT__SHIFT macro