Home
last modified time | relevance | path

Searched refs:CP_INT_CNTL_RING0__PRIV_INSTR_INT_ENABLE__SHIFT (Results 1 – 15 of 15) sorted by relevance

/openbsd/src/sys/dev/pci/drm/amd/include/asic_reg/gca/
Dgfx_6_0_sh_mask.h2377 #define CP_INT_CNTL_RING0__PRIV_INSTR_INT_ENABLE__SHIFT 0x00000016 macro
Dgfx_7_2_sh_mask.h1180 #define CP_INT_CNTL_RING0__PRIV_INSTR_INT_ENABLE__SHIFT 0x16 macro
Dgfx_8_0_sh_mask.h1508 #define CP_INT_CNTL_RING0__PRIV_INSTR_INT_ENABLE__SHIFT 0x16 macro
Dgfx_8_1_sh_mask.h2032 #define CP_INT_CNTL_RING0__PRIV_INSTR_INT_ENABLE__SHIFT 0x16 macro
/openbsd/src/sys/dev/pci/drm/amd/include/asic_reg/gc/
Dgc_9_0_sh_mask.h10993 #define CP_INT_CNTL_RING0__PRIV_INSTR_INT_ENABLE__SHIFT … macro
Dgc_9_4_3_sh_mask.h13999 #define CP_INT_CNTL_RING0__PRIV_INSTR_INT_ENABLE__SHIFT … macro
Dgc_9_1_sh_mask.h12470 #define CP_INT_CNTL_RING0__PRIV_INSTR_INT_ENABLE__SHIFT … macro
Dgc_9_2_1_sh_mask.h12274 #define CP_INT_CNTL_RING0__PRIV_INSTR_INT_ENABLE__SHIFT … macro
Dgc_9_4_2_sh_mask.h2290 #define CP_INT_CNTL_RING0__PRIV_INSTR_INT_ENABLE__SHIFT … macro
Dgc_11_5_0_sh_mask.h12216 #define CP_INT_CNTL_RING0__PRIV_INSTR_INT_ENABLE__SHIFT … macro
Dgc_11_0_0_sh_mask.h15400 #define CP_INT_CNTL_RING0__PRIV_INSTR_INT_ENABLE__SHIFT … macro
Dgc_12_0_0_sh_mask.h11836 #define CP_INT_CNTL_RING0__PRIV_INSTR_INT_ENABLE__SHIFT … macro
Dgc_11_0_3_sh_mask.h17555 #define CP_INT_CNTL_RING0__PRIV_INSTR_INT_ENABLE__SHIFT … macro
Dgc_10_1_0_sh_mask.h17931 #define CP_INT_CNTL_RING0__PRIV_INSTR_INT_ENABLE__SHIFT … macro
Dgc_10_3_0_sh_mask.h16195 #define CP_INT_CNTL_RING0__PRIV_INSTR_INT_ENABLE__SHIFT … macro