Home
last modified time | relevance | path

Searched refs:CP_INT_CNTL_RING0__CMP_BUSY_INT_ENABLE__SHIFT (Results 1 – 13 of 13) sorted by relevance

/openbsd/src/sys/dev/pci/drm/amd/include/asic_reg/gca/
Dgfx_8_0_sh_mask.h1500 #define CP_INT_CNTL_RING0__CMP_BUSY_INT_ENABLE__SHIFT 0x12 macro
Dgfx_8_1_sh_mask.h2024 #define CP_INT_CNTL_RING0__CMP_BUSY_INT_ENABLE__SHIFT 0x12 macro
/openbsd/src/sys/dev/pci/drm/amd/include/asic_reg/gc/
Dgc_9_0_sh_mask.h10989 #define CP_INT_CNTL_RING0__CMP_BUSY_INT_ENABLE__SHIFT macro
Dgc_9_4_3_sh_mask.h13995 #define CP_INT_CNTL_RING0__CMP_BUSY_INT_ENABLE__SHIFT macro
Dgc_9_1_sh_mask.h12466 #define CP_INT_CNTL_RING0__CMP_BUSY_INT_ENABLE__SHIFT macro
Dgc_9_2_1_sh_mask.h12270 #define CP_INT_CNTL_RING0__CMP_BUSY_INT_ENABLE__SHIFT macro
Dgc_9_4_2_sh_mask.h2286 #define CP_INT_CNTL_RING0__CMP_BUSY_INT_ENABLE__SHIFT macro
Dgc_11_5_0_sh_mask.h12212 #define CP_INT_CNTL_RING0__CMP_BUSY_INT_ENABLE__SHIFT macro
Dgc_11_0_0_sh_mask.h15396 #define CP_INT_CNTL_RING0__CMP_BUSY_INT_ENABLE__SHIFT macro
Dgc_12_0_0_sh_mask.h11832 #define CP_INT_CNTL_RING0__CMP_BUSY_INT_ENABLE__SHIFT macro
Dgc_11_0_3_sh_mask.h17551 #define CP_INT_CNTL_RING0__CMP_BUSY_INT_ENABLE__SHIFT macro
Dgc_10_1_0_sh_mask.h17927 #define CP_INT_CNTL_RING0__CMP_BUSY_INT_ENABLE__SHIFT macro
Dgc_10_3_0_sh_mask.h16191 #define CP_INT_CNTL_RING0__CMP_BUSY_INT_ENABLE__SHIFT macro