Home
last modified time | relevance | path

Searched refs:BIF_CFG_DEV0_EPF1_DEVICE_CAP2__LTR_SUPPORTED__SHIFT (Results 1 – 7 of 7) sorted by relevance

/openbsd/src/sys/dev/pci/drm/amd/include/asic_reg/nbif/
Dnbif_6_3_1_sh_mask.h7908 #define BIF_CFG_DEV0_EPF1_DEVICE_CAP2__LTR_SUPPORTED__SHIFT macro
/openbsd/src/sys/dev/pci/drm/amd/include/asic_reg/nbio/
Dnbio_7_9_0_sh_mask.h6175 #define BIF_CFG_DEV0_EPF1_DEVICE_CAP2__LTR_SUPPORTED__SHIFT macro
Dnbio_7_11_0_sh_mask.h7252 #define BIF_CFG_DEV0_EPF1_DEVICE_CAP2__LTR_SUPPORTED__SHIFT macro
Dnbio_4_3_0_sh_mask.h48132 #define BIF_CFG_DEV0_EPF1_DEVICE_CAP2__LTR_SUPPORTED__SHIFT macro
Dnbio_2_3_sh_mask.h23851 #define BIF_CFG_DEV0_EPF1_DEVICE_CAP2__LTR_SUPPORTED__SHIFT macro
Dnbio_7_2_0_sh_mask.h6054 #define BIF_CFG_DEV0_EPF1_DEVICE_CAP2__LTR_SUPPORTED__SHIFT macro
Dnbio_7_7_0_sh_mask.h6319 #define BIF_CFG_DEV0_EPF1_DEVICE_CAP2__LTR_SUPPORTED__SHIFT macro