Searched refs:AUIPC (Results 1 – 9 of 9) sorted by relevance
| /openbsd/src/gnu/llvm/llvm/lib/Target/RISCV/ |
| D | RISCVMergeBaseOffset.cpp | 91 if (Hi.getOpcode() != RISCV::LUI && Hi.getOpcode() != RISCV::AUIPC) in INITIALIZE_PASS()
96 Hi.getOpcode() == RISCV::AUIPC ? RISCVII::MO_PCREL_HI : RISCVII::MO_HI; in INITIALIZE_PASS()
117 assert(Hi.getOpcode() == RISCV::AUIPC); in INITIALIZE_PASS()
143 if (Hi.getOpcode() != RISCV::AUIPC) in foldOffset()
413 if (Hi.getOpcode() != RISCV::AUIPC) in foldIntoMemoryOps()
|
| D | RISCVExpandPseudoInsts.cpp | 333 BuildMI(MBB, MBBI, DL, TII->get(RISCV::AUIPC), ScratchReg).add(Symbol); in expandAuipcInstPair()
|
| D | RISCVInstrFormats.td | 131 def OPC_AUIPC : RISCVOpcode<"AUIPC", 0b0010111>;
|
| D | RISCVInstrInfo.td | 287 let ParserMatchClass = UImmAsmOperand<20, "AUIPC">;
607 def AUIPC : RVInstU<OPC_AUIPC, (outs GPR:$rd), (ins uimm20_auipc:$imm20),
|
| /openbsd/src/gnu/llvm/lld/ELF/Arch/ |
| D | RISCV.cpp | 55 AUIPC = 0x17, enumerator
220 write32le(buf + 0, utype(AUIPC, X_T2, hi20(offset))); in writePltHeader()
237 write32le(buf + 0, utype(AUIPC, X_T3, hi20(offset))); in writePlt()
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/RISCV/MCTargetDesc/ |
| D | RISCVMCCodeEmitter.cpp | 129 TmpInst = MCInstBuilder(RISCV::AUIPC).addReg(Ra).addExpr(CallExpr); in expandFunctionCall()
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/Mips/ |
| D | Mips32r6InstrInfo.td | 868 def AUIPC : R6MMR6Rel, AUIPC_ENC, AUIPC_DESC, ISA_MIPS32R6;
|
| D | MipsScheduleGeneric.td | 60 AUIPC, BITSWAP, CLO_R6, CLZ_R6, LSA_R6,
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/RISCV/AsmParser/ |
| D | RISCVAsmParser.cpp | 2370 Out, MCInstBuilder(RISCV::AUIPC).addOperand(TmpReg).addExpr(SymbolHi)); in emitAuipcInstPair()
|