Home
last modified time | relevance | path

Searched refs:t3_read_reg (Results 1 – 8 of 8) sorted by relevance

/netbsd/src/sys/dev/pci/cxgb/
Dcxgb_xgmac.c69 (void)t3_read_reg(adap, ctrl); in xaui_serdes_reset()
111 (void) t3_read_reg(adap, A_XGM_RESET_CTRL + oft); /* flush */ in t3_mac_reset()
158 (void) t3_read_reg(adap, A_XGM_RESET_CTRL + oft); /* flush */ in t3_mac_reset()
183 (void) t3_read_reg(adap, A_XGM_RESET_CTRL + oft); /* flush */ in t3b2_mac_reset()
196 (void) t3_read_reg(adap, A_XGM_RESET_CTRL + oft); /* flush */ in t3b2_mac_reset()
206 (void) t3_read_reg(adap, A_XGM_RESET_CTRL + oft); /* flush */ in t3b2_mac_reset()
270 u32 v = t3_read_reg(mac->adapter, reg); in disable_exact_filters()
273 t3_read_reg(mac->adapter, A_XGM_RX_EXACT_MATCH_LOW_1); /* flush */ in disable_exact_filters()
281 u32 v = t3_read_reg(mac->adapter, reg); in enable_exact_filters()
284 t3_read_reg(mac->adapter, A_XGM_RX_EXACT_MATCH_LOW_1); /* flush */ in enable_exact_filters()
[all …]
Dcxgb_t3_hw.c62 u32 val = t3_read_reg(adapter, reg); in t3_wait_op_done_val()
108 u32 v = t3_read_reg(adapter, addr) & ~mask; in t3_set_reg_field()
111 (void) t3_read_reg(adapter, addr); /* flush */ in t3_set_reg_field()
132 *vals++ = t3_read_reg(adap, data_reg); in t3_read_indirect()
171 val = t3_read_reg(adap, mc7->offset + A_MC7_BD_OP); in t3_mc7_bd_read()
173 val = t3_read_reg(adap, in t3_mc7_bd_read()
178 val = t3_read_reg(adap, mc7->offset + A_MC7_BD_DATA1); in t3_mc7_bd_read()
180 val64 = t3_read_reg(adap, in t3_mc7_bd_read()
228 *valp = t3_read_reg(adapter, A_MI1_DATA); in mi1_read()
275 *valp = t3_read_reg(adapter, A_MI1_DATA); in mi1_ext_read()
[all …]
Dcxgb_mc5.c122 *v1 = t3_read_reg(adapter, A_MC5_DB_DBGI_RSP_DATA0); in dbgi_rd_rsp3()
123 *v2 = t3_read_reg(adapter, A_MC5_DB_DBGI_RSP_DATA1); in dbgi_rd_rsp3()
124 *v3 = t3_read_reg(adapter, A_MC5_DB_DBGI_RSP_DATA2); in dbgi_rd_rsp3()
153 unsigned int server_base = t3_read_reg(adap, A_MC5_DB_SERVER_INDEX); in init_mask_data_array()
434 u32 cause = t3_read_reg(adap, A_MC5_DB_INT_CAUSE); in t3_mc5_intr_handler()
475 u32 cfg = t3_read_reg(adapter, A_MC5_DB_CONFIG); in t3_mc5_prep()
Dcxgb_ael1002.c279 status = t3_read_reg(phy->adapter, in xaui_direct_get_link_status()
281 t3_read_reg(phy->adapter, in xaui_direct_get_link_status()
283 t3_read_reg(phy->adapter, in xaui_direct_get_link_status()
285 t3_read_reg(phy->adapter, in xaui_direct_get_link_status()
Dcxgb_offload.c224 t3_read_reg(adapter, A_XGM_TX_CTRL + mac->offset); in failover_fixup()
228 t3_read_reg(adapter, A_XGM_RX_CTRL + mac->offset); in failover_fixup()
243 uiip->llimit = t3_read_reg(adapter, A_ULPRX_ISCSI_LLIMIT); in cxgb_ulp_iscsi_ctl()
244 uiip->ulimit = t3_read_reg(adapter, A_ULPRX_ISCSI_ULIMIT); in cxgb_ulp_iscsi_ctl()
245 uiip->tagmask = t3_read_reg(adapter, A_ULPRX_ISCSI_TAGMASK); in cxgb_ulp_iscsi_ctl()
251 t3_read_reg(adapter, A_PM1_TX_CFG) >> 17); in cxgb_ulp_iscsi_ctl()
281 req2->tpt_base = t3_read_reg(adapter, A_ULPTX_TPT_LLIMIT); in cxgb_rdma_ctl()
282 req2->tpt_top = t3_read_reg(adapter, A_ULPTX_TPT_ULIMIT); in cxgb_rdma_ctl()
283 req2->pbl_base = t3_read_reg(adapter, A_ULPTX_PBL_LLIMIT); in cxgb_rdma_ctl()
284 req2->pbl_top = t3_read_reg(adapter, A_ULPTX_PBL_ULIMIT); in cxgb_rdma_ctl()
[all …]
Dcxgb_sge.c366 status = t3_read_reg(adapter, A_SG_INT_CAUSE); in t3_sge_err_intr_handler()
372 v = t3_read_reg(adapter, A_SG_RSPQ_FL_STATUS); in t3_sge_err_intr_handler()
831 uint32_t status = t3_read_reg(sc, A_SG_RSPQ_FL_STATUS); in sge_timer_reclaim()
2567 map = t3_read_reg(adap, A_SG_DATA_INTR); in t3b_intr()
Dcxgb_adapter.h433 t3_read_reg(adapter_t *adapter, uint32_t reg_addr) in t3_read_reg() function
Dcxgb_main.c1685 *p++ = t3_read_reg(ap, start); in reg_block_dump()