Home
last modified time | relevance | path

Searched refs:slot0 (Results 1 – 15 of 15) sorted by relevance

/netbsd/src/external/gpl2/xcvs/dist/lib/
Dquotearg.c576 static char slot0[256]; in quotearg_n_options() local
584 static struct slotvec slotvec0 = {sizeof slot0, slot0}; in quotearg_n_options()
616 if (val != slot0) in quotearg_n_options()
/netbsd/src/external/gpl3/gcc/dist/gcc/config/rs6000/
Dcell.md57 ;; slot0 is older than slot1
82 (define_cpu_unit "slot0,slot1" "cell_mis")
84 (absence_set "slot0" "slot1")
87 (define_reservation "slot01" "slot0|slot1")
215 "slot0+slot1,fxu_cell,fxu_cell*7")
231 "slot0+slot1,nonpipeline,nonpipeline*20")
/netbsd/src/external/gpl3/gcc/dist/gcc/config/sparc/
Dniagara7.md84 ;; 5 cycles, and execute in the slot0.
103 ;; of 1 cycle, and execute in the load/store unit in slot0.
Dm8.md24 ;; generation unit in the slot0. We need to model that.
114 ;; only 3 cycles,and execute in the slot0.
Dsparc.cc8395 rtx slot0, slot1, result, tem, tem2, libfunc; in sparc_emit_float_lib_cmp() local
8447 slot0 = x; in sparc_emit_float_lib_cmp()
8451 slot0 = assign_stack_temp (TFmode, GET_MODE_SIZE(TFmode)); in sparc_emit_float_lib_cmp()
8452 emit_move_insn (slot0, x); in sparc_emit_float_lib_cmp()
8471 XEXP (slot0, 0), Pmode, in sparc_emit_float_lib_cmp()
/netbsd/src/external/gpl3/gcc/dist/gcc/
Drtl.def1096 after slot0 reservation for a VLIW processor. We could describe it
1099 (presence_set "slot1" "slot0")
1101 Or slot1 is reserved only after slot0 and unit b0 reservation. In
1104 (presence_set "slot1" "slot0 b0")
1121 (presence_set "slot1" "slot0")
1124 slot0 which is absent in the source state).
1126 (define_reservation "insn_and_nop" "slot0 + slot1")
1139 For example, it is useful for description that slot0 cannot be
1143 (absence_set "slot2" "slot0, slot1")
1145 Or slot2 cannot be reserved if slot0 and unit b0 are reserved or
[all …]
DChangeLog-20064532 (slot0, slot1, slot2, store, pregs): New cpu_units.
/netbsd/src/external/gpl3/gcc/dist/gcc/config/ia64/
Ditanium2.md51 after slot0 reservation for a VLIW processor. We could describe
54 (presence_set "slot1" "slot0")
56 Or slot1 is reserved only after slot0 and unit b0 reservation.
59 (presence_set "slot1" "slot0 b0")
75 (presence_set "slot1" "slot0")
78 slot0 which is absent in the source state).
80 (define_reservation "insn_and_nop" "slot0 + slot1")
92 For example, it is useful for description that slot0 cannot be
96 (absence_set "slot2" "slot0, slot1")
98 Or slot2 cannot be reserved if slot0 and unit b0 are reserved or
[all …]
/netbsd/src/external/gpl3/gdb/dist/cpu/
Dfrv.opc210 /* slot0 slot1 slot2 slot3 */
227 /* slot0 slot1 slot2 slot3 */
245 /* slot0 slot1 slot2 slot3 slot4 slot5 slot6 slot7 */
/netbsd/src/external/gpl3/binutils/dist/cpu/
Dfrv.opc210 /* slot0 slot1 slot2 slot3 */
227 /* slot0 slot1 slot2 slot3 */
245 /* slot0 slot1 slot2 slot3 slot4 slot5 slot6 slot7 */
/netbsd/src/external/gpl3/gcc/dist/gcc/config/bfin/
Dbfin.md206 (define_cpu_unit "slot0" "bfin")
223 (define_reservation "core" "slot0+slot1+slot2")
235 "slot0")
240 "slot0")
245 "slot0+anomaly_05000074")
318 (absence_set "slot0" "slot1,slot2")
/netbsd/src/external/gpl3/gcc/dist/gcc/config/arm/
Dcortex-a53.md28 ;; We use slot0 and slot1 to model constraints on which instructions may
/netbsd/src/external/gpl3/gcc/dist/gcc/doc/
Dmd.texi10641 @samp{slot0} reservation. We could describe it by the following
10645 (presence_set "slot1" "slot0")
10648 Or @samp{slot1} is reserved only after @samp{slot0} and unit @samp{b0}
10652 (presence_set "slot1" "slot0 b0")
10667 (presence_set "slot1" "slot0")
10671 @samp{slot0} which is absent in the source state).
10674 (define_reservation "insn_and_nop" "slot0 + slot1")
10684 @acronym{VLIW} description to say that @samp{slot0} cannot be reserved
10689 (absence_set "slot0" "slot1, slot2")
10692 Or @samp{slot2} cannot be reserved if @samp{slot0} and unit @samp{b0}
[all …]
Dgccint.info31289 that VLIW 'slot1' is reserved after 'slot0' reservation. We could
31292 (presence_set "slot1" "slot0")
31294 Or 'slot1' is reserved only after 'slot0' and unit 'b0' reservation.
31297 (presence_set "slot1" "slot0 b0")
31309 (presence_set "slot1" "slot0")
31312 'slot0' which is absent in the source state).
31314 (define_reservation "insn_and_nop" "slot0 + slot1")
31323 that 'slot0' cannot be reserved after either 'slot1' or 'slot2' have
31326 (absence_set "slot0" "slot1, slot2")
31328 Or 'slot2' cannot be reserved if 'slot0' and unit 'b0' are reserved or
[all …]
/netbsd/src/external/gpl3/binutils/dist/gas/
DChangeLog-2004785 (xg_finish_frag): Specify separate relax states for the frag and slot0.