| /netbsd/src/sys/arch/mips/include/ |
| D | asm.h | 799 #define DYNAMIC_STATUS_MASK_TOUSER(sr,scratch1) \ argument
801 DYNAMIC_STATUS_MASK(sr,scratch1)
804 #define DYNAMIC_STATUS_MASK_TOUSER(sr,scratch1) argument
|
| /netbsd/src/external/gpl3/gcc/dist/gcc/config/rs6000/ |
| D | rs6000-builtin.cc | 2678 rtx scratch1 = gen_reg_rtx (SImode); in cpu_expand_builtin() local
2679 emit_insn (gen_rtx_SET (scratch1, in cpu_expand_builtin()
2682 emit_insn (gen_eqsi3 (scratch2, scratch1, const0_rtx)); in cpu_expand_builtin()
3281 rtx scratch1 = gen_reg_rtx (SImode); in htm_expand_builtin() local
3283 rtx subreg = simplify_gen_subreg (CCmode, scratch1, SImode, 0); in htm_expand_builtin()
3285 emit_insn (gen_lshrsi3 (scratch2, scratch1, GEN_INT (28))); in htm_expand_builtin()
|
| /netbsd/src/sys/kern/ |
| D | vfs_wapbl.c | 3271 void *scratch1 = wapbl_alloc(MAXBSIZE);
3311 scratch1, fsblklen,
3321 if (memcmp(scratch1,
3380 wapbl_free(scratch1, MAXBSIZE);
|
| /netbsd/src/external/gpl3/gcc/dist/gcc/config/sh/ |
| D | sh.cc | 10797 rtx scratch0, scratch1, scratch2; in sh_output_mi_thunk() local
10832 scratch0 = scratch1 = scratch2 = gen_rtx_REG (Pmode, 0); in sh_output_mi_thunk()
10836 scratch1 = gen_rtx_REG (ptr_mode, 1); in sh_output_mi_thunk()
10845 && (simple_add || scratch0 != scratch1) in sh_output_mi_thunk()
10858 emit_move_insn (scratch1, GEN_INT (delta)); in sh_output_mi_thunk()
10859 emit_insn (gen_add2_insn (this_rtx, scratch1)); in sh_output_mi_thunk()
10872 else if (scratch0 != scratch1) in sh_output_mi_thunk()
10878 emit_move_insn (scratch1, GEN_INT (vcall_offset)); in sh_output_mi_thunk()
10879 offset_addr = gen_rtx_PLUS (Pmode, scratch0, scratch1); in sh_output_mi_thunk()
|
| /netbsd/src/external/gpl3/gcc/dist/gcc/config/i386/ |
| D | i386-expand.cc | 8956 rtx scratch1 = gen_reg_rtx (Pmode); in ix86_expand_strlensi_unroll_1() local
8957 emit_move_insn (scratch1, out); in ix86_expand_strlensi_unroll_1()
8965 align_rtx = expand_binop (Pmode, and_optab, scratch1, GEN_INT (3), in ix86_expand_strlensi_unroll_1()
8980 align_rtx = expand_binop (Pmode, and_optab, scratch1, const2_rtx, in ix86_expand_strlensi_unroll_1()
9955 rtx scratch0, scratch1; in ix86_expand_sse_pcmpestr() local
9999 scratch1 = gen_reg_rtx (tmode1); in ix86_expand_sse_pcmpestr()
10001 pat = GEN_FCN (d->icode) (target, scratch1, op0, op1, op2, op3, op4); in ix86_expand_sse_pcmpestr()
10019 scratch1 = gen_reg_rtx (tmode1); in ix86_expand_sse_pcmpestr()
10021 pat = GEN_FCN (d->icode) (scratch0, scratch1, op0, op1, op2, op3, op4); in ix86_expand_sse_pcmpestr()
10058 rtx scratch0, scratch1; in ix86_expand_sse_pcmpistr() local
[all …]
|
| /netbsd/src/external/gpl3/gcc/dist/gcc/config/arm/ |
| D | arm.cc | 32107 rtx amount, rtx scratch1, rtx scratch2) in arm_emit_coreregs_64bit_shift() argument
32139 gcc_assert (scratch1 == NULL in arm_emit_coreregs_64bit_shift()
32140 || (GET_CODE (scratch1) == SCRATCH) in arm_emit_coreregs_64bit_shift()
32141 || (GET_MODE (scratch1) == SImode in arm_emit_coreregs_64bit_shift()
32142 && REG_P (scratch1))); in arm_emit_coreregs_64bit_shift()
32242 gcc_assert (scratch1 && REG_P (scratch1)); in arm_emit_coreregs_64bit_shift()
32250 emit_insn (SUB_32 (scratch1, amount)); in arm_emit_coreregs_64bit_shift()
32254 emit_insn (RSB_32 (scratch1, amount)); in arm_emit_coreregs_64bit_shift()
32259 emit_insn (RSB_32 (scratch1, amount)); in arm_emit_coreregs_64bit_shift()
32299 ORR (SHIFT (ASHIFT, in_up, scratch1), out_down))); in arm_emit_coreregs_64bit_shift()
[all …]
|
| D | arm.md | 12672 rtx scratch1 = gen_reg_rtx (SImode);
12674 emit_move_insn (scratch1, op2_high);
12677 emit_insn(gen_rtx_SET(scratch1,
12679 emit_insn(gen_insv_t2(scratch2, GEN_INT(1), GEN_INT(31), scratch1));
|
| /netbsd/src/external/gpl3/gcc/dist/gcc/config/alpha/ |
| D | alpha.md | 4403 rtx scratch1 = gen_rtx_REG (DImode, regno);
4405 rtx scratch3 = scratch1;
4409 scratch1 = addr;
4411 seq = gen_unaligned_store<reloadmode> (addr, operands[1], scratch1,
|