| /netbsd/src/external/gpl3/gcc/dist/gcc/ |
| D | auto-inc-dec.cc | 318 rtx reg0; member 343 REGNO (inc_insn.reg0), (int) inc_insn.reg1_val); in dump_inc_insn() 348 REGNO (inc_insn.reg0), REGNO (inc_insn.reg1)); in dump_inc_insn() 378 rtx reg0; member 396 REGNO (mem_insn.reg0), (int) mem_insn.reg1_val); in dump_mem_insn() 400 REGNO (mem_insn.reg0), REGNO (mem_insn.reg1)); in dump_mem_insn() 495 emit_move_insn (inc_insn.reg_res, inc_insn.reg0); in attempt_change() 533 regno = REGNO (inc_insn.reg0); in attempt_change() 538 move_dead_notes (mov_insn, mem_insn.insn, inc_insn.reg0); in attempt_change() 540 move_dead_notes (mov_insn, inc_insn.insn, inc_insn.reg0); in attempt_change() [all …]
|
| D | sched-deps.cc | 4865 rtx reg0 = XEXP (x, 0); in find_mem() local 4870 if (GET_CODE (reg0) == PLUS && CONST_INT_P (XEXP (reg0, 1))) in find_mem() 4872 mii->mem_constant = INTVAL (XEXP (reg0, 1)); in find_mem() 4873 reg0 = XEXP (reg0, 0); in find_mem() 4875 if (GET_CODE (reg0) == PLUS) in find_mem() 4877 mii->mem_index = XEXP (reg0, 1); in find_mem() 4878 reg0 = XEXP (reg0, 0); in find_mem() 4880 if (REG_P (reg0)) in find_mem() 4888 if (reg_overlap_mentioned_p (reg0, DF_REF_REG (use))) in find_mem() 4896 mii->mem_reg0 = reg0; in find_mem()
|
| /netbsd/src/sys/dev/ic/ |
| D | rtwvar.h | 123 rtw_barrier(const struct rtw_regs *r, int reg0, int reg1, int flags) in rtw_barrier() argument 125 bus_space_barrier(r->r_bt, r->r_bh, MIN(reg0, reg1), in rtw_barrier() 126 MAX(reg0, reg1) - MIN(reg0, reg1) + 4, flags); in rtw_barrier() 133 #define RTW_SYNC(regs, reg0, reg1) \ argument 134 rtw_barrier(regs, reg0, reg1, BUS_SPACE_BARRIER_READ|BUS_SPACE_BARRIER_WRITE) 137 #define RTW_WBW(regs, reg0, reg1) \ argument 138 rtw_barrier(regs, reg0, reg1, BUS_SPACE_BARRIER_WRITE) 141 #define RTW_WBR(regs, reg0, reg1) \ argument 142 rtw_barrier(regs, reg0, reg1, BUS_SPACE_BARRIER_WRITE) 145 #define RTW_RBR(regs, reg0, reg1) \ argument [all …]
|
| D | smc83c170.c | 898 uint32_t genctl, reg0; in epic_init() local 931 reg0 = bus_space_read_4(st, sh, EPIC_NVCTL); in epic_init() 932 bus_space_write_4(st, sh, EPIC_NVCTL, reg0 | NVCTL_GPIO1 | NVCTL_GPOE1); in epic_init() 938 bus_space_write_4(st, sh, EPIC_NVCTL, reg0); in epic_init() 943 reg0 = enaddr[1] << 8 | enaddr[0]; in epic_init() 944 bus_space_write_4(st, sh, EPIC_LAN0, reg0); in epic_init() 945 reg0 = enaddr[3] << 8 | enaddr[2]; in epic_init() 946 bus_space_write_4(st, sh, EPIC_LAN1, reg0); in epic_init() 947 reg0 = enaddr[5] << 8 | enaddr[4]; in epic_init() 948 bus_space_write_4(st, sh, EPIC_LAN2, reg0); in epic_init() [all …]
|
| D | aic6915.c | 1232 uint32_t reg0, reg1, reg2; in sf_set_filter_perfect() local 1234 reg0 = enaddr[5] | (enaddr[4] << 8); in sf_set_filter_perfect() 1238 sf_genreg_write(sc, SF_PERFECT_BASE + (slot * 0x10) + 0, reg0); in sf_set_filter_perfect()
|
| /netbsd/src/sys/arch/hpcsh/dev/ |
| D | psh3lcd.c | 71 uint8_t reg0; member 142 for (i = 0; psh3lcd_x0_bcd[i].reg0 != 0; i++) in psh3lcd_x0_bcd_get() 143 if (bcr0 == psh3lcd_x0_bcd[i].reg0 && in psh3lcd_x0_bcd_get() 147 if (psh3lcd_x0_bcd[i].reg0 == 0) in psh3lcd_x0_bcd_get() 182 _reg_write_1(PSH3LCD_BRIGHTNESS_REG0, psh3lcd_x0_bcd[index].reg0); in psh3lcd_x0_set_brightness()
|
| /netbsd/src/sys/arch/shark/shark/ |
| D | ns87307.c | 343 u_char reg0; in nsioConfigPrint() local 354 NSIO_READ_REG( nsioIot, nsioIoh, NSIO_CFG_REG0, reg0 ); in nsioConfigPrint() 364 printf("reg0: %x\n",reg0); in nsioConfigPrint()
|
| /netbsd/src/sys/dev/isa/ |
| D | wbsio.c | 370 uint8_t reg0, reg1, rev; in wbsio_search() local 384 reg0 = wbsio_conf_read(sc->sc_iot, sc->sc_ioh, WBSIO_HM_ADDR_LSB); in wbsio_search() 390 iobase = (reg1 << 8) | (reg0 & ~0x7); in wbsio_search() 537 uint8_t reg0, reg1; in wbsio_gpio_rt_init() local 544 reg0 = wbsio_conf_read(sc->sc_iot, sc->sc_ioh, WBSIO_GPIO_ADDR_LSB); in wbsio_gpio_rt_init() 546 iobase = (reg1 << 8) | (reg0 & ~0x7); in wbsio_gpio_rt_init()
|
| /netbsd/src/sys/arch/hpcmips/vr/ |
| D | vrc4172gpio.c | 161 u_int16_t reg0, reg1; in read_4() local 163 reg0 = read_2(sc, off); in read_4() 166 return (reg0|(reg1<<16)); in read_4()
|
| /netbsd/src/sys/external/bsd/drm/dist/shared-core/ |
| D | r128_drv.h | 407 #define CCE_PACKET1( reg0, reg1 ) (R128_CCE_PACKET1 | \ argument 408 (((reg1) >> 2) << 11) | ((reg0) >> 2))
|
| D | mga_drv.h | 344 #define DMA_BLOCK( reg0, val0, reg1, val1, reg2, val2, reg3, val3 ) \ argument 346 DMA_WRITE( 0, ((DMAREG( reg0 ) << 0) | \
|
| D | radeon_drv.h | 1932 #define CP_PACKET1( reg0, reg1 ) \ argument 1933 (RADEON_CP_PACKET1 | (((reg1) >> 2) << 15) | ((reg0) >> 2))
|
| /netbsd/src/sys/external/bsd/drm2/dist/drm/r128/ |
| D | r128_drv.h | 423 #define CCE_PACKET1(reg0, reg1) (R128_CCE_PACKET1 | \ argument 424 (((reg1) >> 2) << 11) | ((reg0) >> 2))
|
| /netbsd/src/sys/external/bsd/drm2/dist/drm/mga/ |
| D | mga_drv.h | 342 #define DMA_BLOCK(reg0, val0, reg1, val1, reg2, val2, reg3, val3) \ argument 344 DMA_WRITE(0, ((DMAREG(reg0) << 0) | \
|
| /netbsd/src/external/gpl3/gcc/dist/gcc/config/arc/ |
| D | arc.cc | 3854 rtx reg0 = gen_rtx_REG (SImode, R0_REG); in arc_expand_prologue() local 3855 emit_insn (gen_rtx_SET (reg0, in arc_expand_prologue() 3859 frame_size_to_allocate -= push_reg (reg0); in arc_expand_prologue() 3860 emit_insn (gen_rtx_SET (reg0, in arc_expand_prologue() 3864 frame_size_to_allocate -= push_reg (reg0); in arc_expand_prologue() 3865 emit_move_insn (reg0, gen_rtx_REG (SImode, LP_COUNT)); in arc_expand_prologue() 3866 frame_size_to_allocate -= push_reg (reg0); in arc_expand_prologue() 3873 rtx reg0 = gen_rtx_REG (SImode, R0_REG); in arc_expand_prologue() local 3878 emit_insn (gen_rtx_SET (reg0, in arc_expand_prologue() 3883 frame_size_to_allocate -= push_reg (reg0); in arc_expand_prologue() [all …]
|
| /netbsd/src/external/gpl3/binutils/dist/opcodes/ |
| D | s12z-opc.c | 366 create_memory_operand (bool indirect, int base, int n_regs, int reg0, int reg1) in create_memory_operand() argument 378 op->regs[0] = reg0; in create_memory_operand() 2516 int reg0 = ((struct register_operand *) op0)->reg; in exg_sex_discrim() local 2518 if (reg0 >= 0 && reg0 < S12Z_N_REGISTERS in exg_sex_discrim() 2521 const struct reg *r0 = registers + reg0; in exg_sex_discrim()
|
| D | aarch64-opc.c | 3704 const int reg0 = first_reg; in print_register_list() local 3713 style_reg (styler, "%s%d.%s", prefix, reg0, qlf_name), in print_register_list() 3718 style_reg (styler, "%s%d.%s", prefix, reg0, qlf_name), in print_register_list() 3724 style_reg (styler, "%s%d.%s", prefix, reg0, qlf_name), in print_register_list() 3731 style_reg (styler, "%s%d.%s", prefix, reg0, qlf_name), in print_register_list()
|
| /netbsd/src/external/gpl3/gdb/dist/opcodes/ |
| D | s12z-opc.c | 366 create_memory_operand (bool indirect, int base, int n_regs, int reg0, int reg1) in create_memory_operand() argument 378 op->regs[0] = reg0; in create_memory_operand() 2516 int reg0 = ((struct register_operand *) op0)->reg; in exg_sex_discrim() local 2518 if (reg0 >= 0 && reg0 < S12Z_N_REGISTERS in exg_sex_discrim() 2521 const struct reg *r0 = registers + reg0; in exg_sex_discrim()
|
| D | aarch64-opc.c | 3715 const int reg0 = first_reg; in print_register_list() local 3724 style_reg (styler, "%s%d.%s", prefix, reg0, qlf_name), in print_register_list() 3729 style_reg (styler, "%s%d.%s", prefix, reg0, qlf_name), in print_register_list() 3735 style_reg (styler, "%s%d.%s", prefix, reg0, qlf_name), in print_register_list() 3742 style_reg (styler, "%s%d.%s", prefix, reg0, qlf_name), in print_register_list()
|
| /netbsd/src/external/gpl3/gcc/dist/gcc/config/avr/ |
| D | avr.cc | 7009 int reg0 = REGNO (op[0]); in avr_out_ashlpsi3() local 7012 if (reg0 >= reg1) in avr_out_ashlpsi3() 7024 int reg0 = REGNO (op[0]); in avr_out_ashlpsi3() local 7027 if (reg0 + 2 != reg1) in avr_out_ashlpsi3() 7081 int reg0 = true_regnum (operands[0]); in ashlsi3_out() local 7084 if (reg0 >= reg1) in ashlsi3_out() 7098 int reg0 = true_regnum (operands[0]); in ashlsi3_out() local 7100 if (reg0 + 2 == reg1) in ashlsi3_out() 7257 int reg0 = true_regnum (operands[0]); in ashrhi3_out() local 7260 if (reg0 == reg1) in ashrhi3_out() [all …]
|
| /netbsd/src/external/gpl3/gcc/dist/gcc/config/rs6000/ |
| D | rs6000-logue.cc | 3115 rtx reg0; in rs6000_emit_prologue() local 3118 reg0 = gen_rtx_REG (Pmode, 0); in rs6000_emit_prologue() 3121 insn = emit_move_insn (reg0, in rs6000_emit_prologue() 3184 = gen_frame_store (reg0, in rs6000_emit_prologue() 3292 rtx reg0 = gen_rtx_REG (Pmode, 0); in rs6000_emit_prologue() local 3293 emit_insn (gen_hashst (mem, reg0)); in rs6000_emit_prologue() 5043 rtx reg0 = gen_rtx_REG (Pmode, 0); in rs6000_emit_epilogue() local 5044 emit_insn (gen_hashchk (reg0, mem)); in rs6000_emit_epilogue()
|
| D | rs6000-p8swap.cc | 649 rtx reg0 = XEXP (select0, 0); in v2df_reduction_p() local 651 if (!rtx_equal_p (reg0, reg1) || !REG_P (reg0)) in v2df_reduction_p()
|
| /netbsd/src/external/gpl3/gcc/dist/gcc/config/arm/ |
| D | arm.cc | 9253 rtx reg0 = load_tls_operand (sum, gen_rtx_REG (SImode, R0_REGNUM)); in arm_tls_descseq_addr() local 9261 emit_move_insn (reg, reg0); in arm_tls_descseq_addr() 14008 rtx reg0, reg1; in adjacent_mem_locations() local 14013 reg0 = XEXP (XEXP (a, 0), 0); in adjacent_mem_locations() 14017 reg0 = XEXP (a, 0); in adjacent_mem_locations() 14035 if (arm_eliminable_register (reg0)) in adjacent_mem_locations() 14045 return (optimize_size && (REGNO (reg0) == REGNO (reg1)) in adjacent_mem_locations() 14050 return ((REGNO (reg0) == REGNO (reg1)) in adjacent_mem_locations() 15641 rtx reg0; in gen_cpymem_ldrd_strd() local 15691 reg0 = gen_reg_rtx (DImode); in gen_cpymem_ldrd_strd() [all …]
|
| /netbsd/src/external/gpl3/gcc/dist/gcc/config/cris/ |
| D | cris.md | 1542 rtx reg0 = REG_P (operands[0]) ? operands[0] : gen_reg_rtx (SImode); 1547 emit_move_insn (reg0, reg1); 1548 reg1 = reg0; 1551 cris_emit_insn (gen_rtx_SET (reg0, gen_rtx_AND (SImode, reg1, 1556 emit_move_insn (operands[0], reg0); 1638 rtx reg0 = REG_P (operands[0]) ? operands[0] : gen_reg_rtx (HImode); 1643 emit_move_insn (reg0, reg1); 1644 reg1 = reg0; 1647 cris_emit_insn (gen_rtx_SET (reg0, gen_rtx_AND (HImode, reg1, 1652 emit_move_insn (operands[0], reg0);
|
| /netbsd/src/external/gpl3/gcc/dist/gcc/config/sh/ |
| D | sh.md | 4415 (set (reg0) (not:SI (reg0) (reg1))) 4416 (parallel [(set (reg2) (lshiftrt:SI (reg0) (const_int 31))) 4439 if (/* (set (reg2) (lshiftrt:SI (reg0) (const_int 31))) */ 5695 rtx reg0 = gen_rtx_REG (Pmode, 0); 5715 emit_insn (gen_addsi3 (reg0, reg0, GEN_INT (offset))); 5720 emit_insn (gen_addsi3 (reg0, reg0, GEN_INT (-offset))); 5724 emit_insn (gen_addsi3 (reg0, reg0, GEN_INT (offset))); 5726 emit_insn (gen_addsi3 (reg0, reg0, GEN_INT (-offset))); 5829 rtx reg0 = gen_rtx_REG (SFmode, regno + SH_REG_MSW_OFFSET); 5844 insn = emit_insn (gen_movsf_ie (reg0, mem2)); [all …]
|