Searched refs:SRLV (Results 1 – 10 of 10) sorted by relevance
| /netbsd/src/sys/arch/mips/mips/ |
| D | bds_emul.S | 270 PTR_WORD bcemul_special_genshiftv # 006 SRLV
373 jr ra; srlv t0, v0, v1 # 006 SRLV
|
| /netbsd/src/sys/external/bsd/sljit/dist/sljit_src/ |
| D | sljitNativeMIPS_32.c | 405 EMIT_SHIFT(SRL, SRLV); in emit_single_op()
|
| D | sljitNativeMIPS_64.c | 499 EMIT_SHIFT(DSRL, DSRL32, SRL, DSRLV, SRLV); in emit_single_op()
|
| D | sljitNativeMIPS_common.c | 165 #define SRLV (HI(0) | LO(6)) macro
|
| /netbsd/src/external/gpl3/gdb/dist/sim/mips/ |
| D | m16.igen | 838 11101,3.RX,3.RY,00110:RR:16::SRLV
|
| D | micromips.igen | 1922 000000,5.RT,5.RS,5.RD,00001,010000:POOL32A:32::SRLV
|
| D | mips.igen | 4684 000000,5.RS,5.RT,5.RD,00000,000110:SPECIAL:32::SRLV
|
| D | ChangeLog-2021 | 1859 SRAV, SRLV, SUB, SUBU, SYNC, XOR, MOVtf, DI, DMFC0, DMTC0, EI,
|
| /netbsd/src/external/gpl3/binutils/dist/cpu/ |
| D | iq2000.cpu | 263 …(("SLL" 0) ("SLMV" 1) ("SRL" 2) ("SRA" 3) ("SLLV" 4) ("SRMV" 5) ("SRLV" 6) ("SRAV" 7…
|
| /netbsd/src/external/gpl3/gdb/dist/cpu/ |
| D | iq2000.cpu | 263 …(("SLL" 0) ("SLMV" 1) ("SRL" 2) ("SRA" 3) ("SLLV" 4) ("SRMV" 5) ("SRLV" 6) ("SRAV" 7…
|