Home
last modified time | relevance | path

Searched refs:PSR (Results 1 – 25 of 38) sorted by relevance

12

/netbsd/src/external/gpl3/gdb/dist/opcodes/
Dia64-raw.tbl76 CR[TPR]; IC:mov-to-CR-TPR; IC:mov-to-PSR-l+17, ssm+17; SC Section 5.8.3.3, "Task Priority Regi…
133 PSR.ac; IC:user-mask-writers-partial+7, IC:mov-to-PSR-um; IC:mem-readers, IC:mem-writers; …
134 PSR.ac; IC:sys-mask-writers-partial+7, IC:mov-to-PSR-l; IC:mem-readers, IC:mem-writers; …
135 PSR.ac; IC:user-mask-writers-partial+7, IC:mov-to-PSR-um, IC:sys-mask-writers-partial+7, IC:mov-t…
136 PSR.ac; rfi; IC:mem-readers, IC:mem-writers, IC:mov-from-PSR, IC:mov-from-PSR-um; impliedF
137 PSR.be; IC:user-mask-writers-partial+7, IC:mov-to-PSR-um; IC:mem-readers, IC:mem-writers; …
138 PSR.be; IC:sys-mask-writers-partial+7, IC:mov-to-PSR-l; IC:mem-readers, IC:mem-writers; …
139 PSR.be; IC:user-mask-writers-partial+7, IC:mov-to-PSR-um, IC:sys-mask-writers-partial+7, IC:mov-t…
140 PSR.be; rfi; IC:mem-readers, IC:mem-writers, IC:mov-from-PSR, IC:mov-from-PSR-um; impliedF
141 PSR.bn; bsw, rfi; IC:gr-readers+10, IC:gr-writers+10; impliedF
[all …]
Dia64-waw.tbl105 PSR.ac; IC:user-mask-writers-partial+7, IC:mov-to-PSR-um, IC:sys-mask-writers-partial+7, IC:mov-t…
106 PSR.be; IC:user-mask-writers-partial+7, IC:mov-to-PSR-um, IC:sys-mask-writers-partial+7, IC:mov-t…
107 PSR.bn; bsw, rfi; bsw, rfi; impliedF
108 PSR.cpl; epc, br.ret, rfi; epc, br.ret, rfi; impliedF
109 PSR.da; rfi; rfi; impliedF
110 PSR.db; IC:mov-to-PSR-l, rfi; IC:mov-to-PSR-l, rfi; impliedF
111 PSR.dd; rfi; rfi; impliedF
112 PSR.dfh; IC:sys-mask-writers-partial+7, IC:mov-to-PSR-l, rfi; IC:sys-mask-writers-partial+7…
113 PSR.dfl; IC:sys-mask-writers-partial+7, IC:mov-to-PSR-l, rfi; IC:sys-mask-writers-partial+7…
114 PSR.di; IC:sys-mask-writers-partial+7, IC:mov-to-PSR-l, rfi; IC:sys-mask-writers-partial+7…
[all …]
Dia64-ic.tbl25 …R, IC:mov-to-IND, IC:mov-from-IND, IC:mov-to-PR-allreg, IC:mov-to-PSR-l, IC:mov-to-PSR-um, IC:prob…
27 …m-AR, IC:mov-from-BR, IC:mov-from-CR, IC:mov-from-PR, IC:mov-from-PSR, IC:mov-from-PSR-um, IC:mov-…
136 mov-from-PSR; mov_psr[Format in {M36}]
137 mov-from-PSR-um; mov_um[Format in {M36}]
207 mov-to-PSR-l; mov_psr[Format in {M35}]
208 mov-to-PSR-um; mov_um[Format in {M35}]
228 …v-to-IND, IC:mov-from-IND, IC:mov-ip, IC:mov-to-PSR-l, IC:mov-to-PSR-um, IC:mov-from-PSR, IC:mov-f…
235 ….i, itc.d, itr.i, itr.d, IC:mov-to-CR, IC:mov-from-CR, IC:mov-to-PSR-l, IC:mov-from-PSR, IC:mov-fr…
Dia64-opc.h55 #define PSR IA64_OPND_PSR macro
DChangeLog-20121037 register and move them after pmove with PSR/PCSR register.
/netbsd/src/external/gpl3/binutils/dist/opcodes/
Dia64-raw.tbl76 CR[TPR]; IC:mov-to-CR-TPR; IC:mov-to-PSR-l+17, ssm+17; SC Section 5.8.3.3, "Task Priority Regi…
133 PSR.ac; IC:user-mask-writers-partial+7, IC:mov-to-PSR-um; IC:mem-readers, IC:mem-writers; …
134 PSR.ac; IC:sys-mask-writers-partial+7, IC:mov-to-PSR-l; IC:mem-readers, IC:mem-writers; …
135 PSR.ac; IC:user-mask-writers-partial+7, IC:mov-to-PSR-um, IC:sys-mask-writers-partial+7, IC:mov-t…
136 PSR.ac; rfi; IC:mem-readers, IC:mem-writers, IC:mov-from-PSR, IC:mov-from-PSR-um; impliedF
137 PSR.be; IC:user-mask-writers-partial+7, IC:mov-to-PSR-um; IC:mem-readers, IC:mem-writers; …
138 PSR.be; IC:sys-mask-writers-partial+7, IC:mov-to-PSR-l; IC:mem-readers, IC:mem-writers; …
139 PSR.be; IC:user-mask-writers-partial+7, IC:mov-to-PSR-um, IC:sys-mask-writers-partial+7, IC:mov-t…
140 PSR.be; rfi; IC:mem-readers, IC:mem-writers, IC:mov-from-PSR, IC:mov-from-PSR-um; impliedF
141 PSR.bn; bsw, rfi; IC:gr-readers+10, IC:gr-writers+10; impliedF
[all …]
Dia64-waw.tbl105 PSR.ac; IC:user-mask-writers-partial+7, IC:mov-to-PSR-um, IC:sys-mask-writers-partial+7, IC:mov-t…
106 PSR.be; IC:user-mask-writers-partial+7, IC:mov-to-PSR-um, IC:sys-mask-writers-partial+7, IC:mov-t…
107 PSR.bn; bsw, rfi; bsw, rfi; impliedF
108 PSR.cpl; epc, br.ret, rfi; epc, br.ret, rfi; impliedF
109 PSR.da; rfi; rfi; impliedF
110 PSR.db; IC:mov-to-PSR-l, rfi; IC:mov-to-PSR-l, rfi; impliedF
111 PSR.dd; rfi; rfi; impliedF
112 PSR.dfh; IC:sys-mask-writers-partial+7, IC:mov-to-PSR-l, rfi; IC:sys-mask-writers-partial+7…
113 PSR.dfl; IC:sys-mask-writers-partial+7, IC:mov-to-PSR-l, rfi; IC:sys-mask-writers-partial+7…
114 PSR.di; IC:sys-mask-writers-partial+7, IC:mov-to-PSR-l, rfi; IC:sys-mask-writers-partial+7…
[all …]
Dia64-ic.tbl25 …R, IC:mov-to-IND, IC:mov-from-IND, IC:mov-to-PR-allreg, IC:mov-to-PSR-l, IC:mov-to-PSR-um, IC:prob…
27 …m-AR, IC:mov-from-BR, IC:mov-from-CR, IC:mov-from-PR, IC:mov-from-PSR, IC:mov-from-PSR-um, IC:mov-…
136 mov-from-PSR; mov_psr[Format in {M36}]
137 mov-from-PSR-um; mov_um[Format in {M36}]
207 mov-to-PSR-l; mov_psr[Format in {M35}]
208 mov-to-PSR-um; mov_um[Format in {M35}]
228 …v-to-IND, IC:mov-from-IND, IC:mov-ip, IC:mov-to-PSR-l, IC:mov-to-PSR-um, IC:mov-from-PSR, IC:mov-f…
235 ….i, itc.d, itr.i, itr.d, IC:mov-to-CR, IC:mov-from-CR, IC:mov-to-PSR-l, IC:mov-from-PSR, IC:mov-fr…
Dia64-opc.h55 #define PSR IA64_OPND_PSR macro
DChangeLog-20121037 register and move them after pmove with PSR/PCSR register.
/netbsd/src/external/gpl3/gdb/dist/sim/cr16/
Dcr16-sim.h275 #define PSR CREG (PSR_CR) macro
280 #define PSR_SM ((PSR & PSR_SM_BIT) != 0)
283 #define PSR_I ((PSR & PSR_I_BIT) != 0)
286 #define PSR_DB ((PSR & PSR_DB_BIT) != 0)
289 #define PSR_P ((PSR & PSR_P_BIT) != 0)
292 #define PSR_E ((PSR & PSR_E_BIT) != 0)
295 #define PSR_N ((PSR & PSR_N_BIT) != 0)
298 #define PSR_Z ((PSR & PSR_Z_BIT) != 0)
301 #define PSR_F ((PSR & PSR_F_BIT) != 0)
304 #define PSR_U ((PSR & PSR_U_BIT) != 0)
[all …]
Dinterp.c330 State.trace.psw = PSR; in get_operands()
606 SET_BPSR (PSR); in step_once()
634 SET_PSR (PSR); in sim_engine_run()
640 SET_PSR (PSR); in sim_engine_run()
641 SET_HW_PSR ((PSR & (PSR_C_BIT))); in sim_engine_run()
Dsimops.c5063 SET_BPSR (PSR); in OP_C_C()
5064 SET_PSR (PSR & PSR_SM_BIT); in OP_C_C()
/netbsd/src/external/gpl3/gdb/dist/gdb/stubs/
Dsparc-stub.c119 Y, PSR, WIM, TBR, PC, NPC, FPSR, CPSR }; enumerator
670 psr = registers[PSR]; in handle_exception()
687 if (psr != registers[PSR]) in handle_exception()
688 registers[PSR] = (psr & 0x1f) | (registers[PSR] & ~0x1f); in handle_exception()
Dia64vms-stub.c1604 excp_regs.psr.v &= ~(unsigned __int64)PSR$M_SS; in handle_packet()
1829 excp_regs.psr.v |= (unsigned __int64)PSR$M_SS; in handle_packet()
/netbsd/src/external/gpl3/binutils/dist/gas/config/
Dtc-m68851.h77 #define PSR (BAC+8) /* 72 */ macro
78 #define PCSR (PSR+1) /* 73 */
Dm68k-parse.h166 PSR, /* aka MMUSR on 68030 (but not MMUSR on 68040) enumerator
Dtc-m68k.c2190 if (opP->mode != CONTROL || opP->reg != PSR) in m68k_ip()
3587 know (opP->reg == PSR); in m68k_ip()
4121 { "psr", PSR },
4151 { "acusr", PSR },
/netbsd/src/common/lib/libc/arch/sparc/atomic/
Datomic_cas.S130 ! %o4 has saved PSR value
/netbsd/src/external/gpl3/binutils/dist/gas/doc/
Dc-ia64.texi160 @subsection IA-64 Processor-Status-Register (PSR) Bit Names
162 @cindex PSR bits
/netbsd/src/external/gpl3/gdb/dist/sim/frv/
DChangeLog-20211021 * traps.c (frv_rett): Halt if PSR.S and PSR.ET are both set or both
1076 of insns here. Check for MTRAP insn if PSR.EM is not set.
1245 * registers.c (frv_spr): Don't reset PSR.PS.
1247 (frv_reset_spr): Set PSR.PS to the former value of PSR.S.
1331 * registers.c (fr500_spr): Add new fields to fr500 PSR register.
1733 PSR.S and PSR.ESR.
1917 (frv_rett): Use hardware access macros. Write PSR as a whole.
2293 * frv.c (frvbf_h_psr_set_handler): Special handling for PSR.S and
2294 PSR.ESR.
2599 of operating mode. If PSR.ET was not set at the start of processing,
[all …]
/netbsd/src/external/gpl3/gdb/dist/cpu/
Dfrv.cpu2168 ; The PSR. The individual fields are referenced more than the entire
2172 (dsh h-psr_imple "PSR.IMPLE" () (register UQI))
2173 (dsh h-psr_ver "PSR.VER" () (register UQI))
2174 (dsh h-psr_ice "PSR.ICE bit" () (register BI))
2175 (dsh h-psr_nem "PSR.NEM bit" () (register BI))
2176 (dsh h-psr_cm "PSR.CM bit" () (register BI))
2177 (dsh h-psr_be "PSR.BE bit" () (register BI))
2178 (dsh h-psr_esr "PSR.ESR bit" () (register BI))
2179 (dsh h-psr_ef "PSR.EF bit" () (register BI))
2180 (dsh h-psr_em "PSR.EM bit" () (register BI))
[all …]
/netbsd/src/external/gpl3/binutils/dist/cpu/
Dfrv.cpu2168 ; The PSR. The individual fields are referenced more than the entire
2172 (dsh h-psr_imple "PSR.IMPLE" () (register UQI))
2173 (dsh h-psr_ver "PSR.VER" () (register UQI))
2174 (dsh h-psr_ice "PSR.ICE bit" () (register BI))
2175 (dsh h-psr_nem "PSR.NEM bit" () (register BI))
2176 (dsh h-psr_cm "PSR.CM bit" () (register BI))
2177 (dsh h-psr_be "PSR.BE bit" () (register BI))
2178 (dsh h-psr_esr "PSR.ESR bit" () (register BI))
2179 (dsh h-psr_ef "PSR.EF bit" () (register BI))
2180 (dsh h-psr_em "PSR.EM bit" () (register BI))
[all …]
/netbsd/src/sys/arch/acorn32/doc/
Dhistory246 - patch cpu.h to give more detail on the PSR bits
/netbsd/src/sys/arch/amiga/amiga/
Dlocore.s1020 * that set; the "rte" loads the PC and PSR, which jumps to "init".

12