Home
last modified time | relevance | path

Searched refs:PSL_EE (Results 1 – 25 of 41) sorted by relevance

12

/netbsd/src/sys/arch/powerpc/include/
Dpsl.h54 #define PSL_EE 0x00008000 /* B468 external interrupt enable */ macro
114 #define PSL_USERSET (PSL_EE | PSL_PR | PSL_IS | PSL_DS | PSL_ME | PSL_CE)
119 #define PSL_USERSET (PSL_EE | PSL_PR | PSL_IR | PSL_DR | PSL_ME)
121 #define PSL_USERSET (PSL_EE | PSL_PR | PSL_IR | PSL_DR)
Dprofile.h141 __asm volatile("mtmsr %0" :: "r"(s & ~PSL_EE))
/netbsd/src/sys/arch/powerpc/powerpc/
Dclock.c123 : "=r"(msr) : "K"(PSL_EE|PSL_RI)); in cpu_initclocks()
184 mtmsr(msr | PSL_EE); in decr_intr()
195 mtmsr(msr | PSL_EE); in decr_intr()
263 : "=r"(msr), "=r"(scratch) : "K"((u_short)~PSL_EE)); in get_powerpc_timecount()
279 : "=r"(msr), "=r"(scratch) : "K"((u_short)~PSL_EE)); in get_601_timecount()
Dfpu.c83 mtmsr((msr & ~PSL_EE) | PSL_FP); in fpu_state_load()
108 mtmsr((msr & ~PSL_EE) | PSL_FP); in fpu_state_save()
154 mtmsr((msr & ~PSL_EE) | PSL_FP); in fpu_get_fault_code()
Dlocore_subr.S203 andi. %r3,%r3,~PSL_EE@l /* disable interrupts while
277 ori %r4,%r4,PSL_EE@l /* interrupts are okay again */
324 andi. %r5,%r5,PSL_EE@l
406 andi. %r28,%r29,~PSL_EE@l /* disable interrupts while
Dtrap_subr.S983 andi. %r6,%r6,(PSL_EE|PSL_ME|PSL_RI)@l
995 andi. %r3,%r3,~PSL_EE@l
1047 ori %r7,%r7,(PSL_EE|PSL_ME|PSL_RI)@l
1141 andi. %r3,%r3,~(PSL_EE|PSL_ME|PSL_RI)@l
1206 andi. %r3,%r3,~(PSL_EE|PSL_ME)@l
/netbsd/src/sys/arch/powerpc/oea/
Daltivec.c88 mtmsr((msr & ~PSL_EE) | PSL_VEC); in vec_state_load()
125 mtmsr((msr & ~PSL_EE) | PSL_VEC); in vec_state_save()
223 msr = (omsr & ~PSL_EE) | PSL_VEC; in vzeropage()
283 msr = (omsr & ~PSL_EE) | PSL_VEC; in vcopypage()
/netbsd/src/sys/arch/evbppc/ev64260/
Dev64260_locore.S237 ori 3,3,PSL_EE@l
253 andi. 4,3,~PSL_EE@l
256 andi. 3,3,PSL_EE@l
/netbsd/src/sys/arch/evbppc/pmppc/
Dpmppc_locore.S122 ori 3,3,PSL_EE@l
129 andi. 3,3,~PSL_EE@l
Dmachdep.c274 : "=r"(msr) : "K"(PSL_EE)); in cpu_startup()
/netbsd/src/sys/arch/ibmnws/ibmnws/
Dlocore.S149 ori 4,3,PSL_EE@l
156 andi. 4,3,~PSL_EE@l
Dmachdep.c186 : "=r"(msr) : "K"(PSL_EE)); in cpu_startup()
/netbsd/src/sys/arch/powerpc/pic/
Dintr.c464 mtmsr(msr & ~PSL_EE); in pic_mark_pending()
507 const register_t dmsr = emsr & ~PSL_EE; in pic_do_pending_int()
509 KASSERT(emsr & PSL_EE); in pic_do_pending_int()
577 mtmsr(msr & ~PSL_EE); in pic_handle_intr()
603 mtmsr(msr | PSL_EE); in pic_handle_intr()
607 mtmsr(msr & ~PSL_EE); in pic_handle_intr()
617 mtmsr(msr | PSL_EE); in pic_handle_intr()
Dipi.c86 msr = (mfmsr() & ~PSL_EE) | PSL_POW; in ipi_intr()
/netbsd/src/sys/arch/rs6000/rs6000/
Dlocore.S163 ori 4,3,PSL_EE@l
170 andi. 4,3,~PSL_EE@l
/netbsd/src/sys/arch/prep/prep/
Dlocore.S158 ori 4,3,PSL_EE@l
165 andi. 4,3,~PSL_EE@l
/netbsd/src/sys/arch/mvmeppc/mvmeppc/
Dlocore.S181 ori %r3,%r3,PSL_EE@l
188 andi. %r3,%r3,~PSL_EE@l
Dmachdep.c185 : "=r"(msr) : "K"(PSL_EE)); in cpu_startup()
/netbsd/src/sys/arch/powerpc/booke/
Dspe.c91 mtmsr((msr & ~PSL_EE) | PSL_SPV); in vec_state_load()
122 mtmsr((msr & ~PSL_EE) | PSL_SPV); in vec_state_save()
De500_intr.c538 wrtee(PSL_EE); in e500_spl0()
546 wrtee(PSL_EE); in e500_spl0()
583 msr = PSL_EE; in e500_splx()
960 if (mfmsr() & PSL_EE) in e500_extintr()
978 KASSERTMSG((mfmsr() & PSL_EE) == 0, in e500_extintr()
1023 wrtee(PSL_EE); in e500_extintr()
1047 KASSERTMSG((mfmsr() & PSL_EE) == 0, in e500_extintr()
1073 wrtee(PSL_EE); /* reenable interrupts */ in e500_extintr()
1216 KASSERT(mfmsr() & PSL_EE); in e500_idlespin()
De500_timer.c131 wrtee(PSL_EE); /* Reenable interrupts */ in e500_clock_intr()
/netbsd/src/sys/arch/powerpc/include/oea/
Dspr.h326 mtmsr(msr & ~PSL_EE); in scom_read()
345 mtmsr(msr & ~PSL_EE); in scom_write()
/netbsd/src/sys/arch/sandpoint/sandpoint/
Dmachdep.c280 : "K"(PSL_EE)); in cpu_startup()
401 msr &= ~PSL_EE; in cpu_reboot()
/netbsd/src/sys/arch/powerpc/include/booke/
Dcpuvar.h154 __asm __volatile("wrteei\t%0" :: "n"((msr & PSL_EE) ? 1 : 0)); in wrtee()
/netbsd/src/sys/arch/rs6000/stand/boot/
Dboot.c72 #define PSL_EE 0x00008000 macro

12