Home
last modified time | relevance | path

Searched refs:SIMM8 (Results 1 – 4 of 4) sorted by relevance

/mirbsd/src/gnu/usr.bin/binutils/opcodes/
Dm10300-opc.c176 #define SIMM8 (SD8N_SHIFT8+1) macro
180 #define SIMM16 (SIMM8+1)
446 { "mov", 0x8000, 0xf000, 0, FMT_S1, 0, {SIMM8, DN01}},
527 { "mov", 0xfb6a0000, 0xffff0000, 0x22, FMT_D7, AM33, {MEMINC2 (RM0, SIMM8), RN2}},
528 { "mov", 0xfb7a0000, 0xffff0000, 0, FMT_D7, AM33, {RM2, MEMINC2 (RN0, SIMM8)}},
562 { "mov", 0xfb080000, 0xffff0000, 0, FMT_D7, AM33, {SIMM8, RN02}},
589 { "mac", 0xfb0b0000, 0xffff0000, 0, FMT_D7, AM33, {SIMM8, RN02}},
599 { "macb", 0xfb2b0000, 0xffff0000, 0, FMT_D7, AM33, {SIMM8, RN02}},
609 { "mach", 0xfb4b0000, 0xffff0000, 0, FMT_D7, AM33, {SIMM8, RN02}},
728 { "movhu", 0xfbea0000, 0xffff0000, 0x22, FMT_D7, AM33, {MEMINC2 (RM0, SIMM8), RN2}},
[all …]
Dm10200-opc.c117 #define SIMM8 (SD8N_PCREL+1) macro
121 #define SIMM16 (SIMM8+1)
162 { "mov", 0x8000, 0xf000, FMT_2, {SIMM8, DN01}},
242 { "add", 0xd400, 0xfc00, FMT_2, {SIMM8, DN0}},
245 { "add", 0xd000, 0xfc00, FMT_2, {SIMM8, AN0}},
249 { "addnf", 0xf50c00, 0xfffc00, FMT_5, {SIMM8, AN0}},
270 { "cmp", 0xd800, 0xfc00, FMT_2, {SIMM8, DN0}},
Dm32r-opc.c285 { { MNEM, ' ', OP (DR), ',', OP (SIMM8), 0 } },
633 { { MNEM, ' ', OP (DR), ',', OP (SIMM8), 0 } },
1628 { { MNEM, ' ', OP (DR), ',', OP (SIMM8), 0 } },
Dm32r-opinst.c78 { INPUT, "simm8", HW_H_SINT, CGEN_MODE_INT, OP_ENT (SIMM8), 0, 0 },
291 { INPUT, "simm8", HW_H_SINT, CGEN_MODE_INT, OP_ENT (SIMM8), 0, 0 },