Searched refs:ED_P0_IMR (Results 1 – 3 of 3) sorted by relevance
58 #define ED_P0_IMR 0x0f /* Interrupt Mask Register (write) */ macro
310 NIC_PUT(regt, regh, ED_P0_IMR,
1841 NIC_PUT(iot, ioh, nicbase, ED_P0_IMR,