Home
last modified time | relevance | path

Searched refs:phy_idx (Results 1 – 25 of 60) sorted by relevance

123

/freebsd-head/sys/contrib/dev/rtw89/
HDrtw8922a.c230 enum rtw89_phy_idx phy_idx) in rtw8922a_ctrl_btg_bt_rx() argument
233 rtw89_phy_write32_idx(rtwdev, R_BT_SHARE_A, B_BT_SHARE_A, 0x1, phy_idx); in rtw8922a_ctrl_btg_bt_rx()
234 rtw89_phy_write32_idx(rtwdev, R_BT_SHARE_A, B_BTG_PATH_A, 0x0, phy_idx); in rtw8922a_ctrl_btg_bt_rx()
235 rtw89_phy_write32_idx(rtwdev, R_BT_SHARE_B, B_BT_SHARE_B, 0x1, phy_idx); in rtw8922a_ctrl_btg_bt_rx()
236 rtw89_phy_write32_idx(rtwdev, R_BT_SHARE_B, B_BTG_PATH_B, 0x1, phy_idx); in rtw8922a_ctrl_btg_bt_rx()
237 rtw89_phy_write32_idx(rtwdev, R_LNA_OP, B_LNA6, 0x20, phy_idx); in rtw8922a_ctrl_btg_bt_rx()
238 rtw89_phy_write32_idx(rtwdev, R_LNA_TIA, B_TIA0_B, 0x30, phy_idx); in rtw8922a_ctrl_btg_bt_rx()
239 rtw89_phy_write32_idx(rtwdev, R_PMAC_GNT, B_PMAC_GNT_P1, 0x0, phy_idx); in rtw8922a_ctrl_btg_bt_rx()
240 rtw89_phy_write32_idx(rtwdev, R_ANT_CHBW, B_ANT_BT_SHARE, 0x1, phy_idx); in rtw8922a_ctrl_btg_bt_rx()
241 rtw89_phy_write32_idx(rtwdev, R_FC0INV_SBW, B_RX_BT_SG0, 0x2, phy_idx); in rtw8922a_ctrl_btg_bt_rx()
[all …]
HDrtw8852c.c198 enum rtw89_phy_idx phy_idx);
927 enum rtw89_phy_idx phy_idx, in rtw8852c_set_gain_offset() argument
943 phy_idx = RTW89_PHY_1; in rtw8852c_set_gain_offset()
947 offset_base_q4 = efuse_gain->offset_base[phy_idx]; in rtw8852c_set_gain_offset()
957 offset_base_q4 = efuse_gain->offset_base[phy_idx]; in rtw8852c_set_gain_offset()
964 rtw89_phy_write32_idx(rtwdev, R_RPL_PATHAB, rpl_mask[path], tmp & 0xff, phy_idx); in rtw8852c_set_gain_offset()
965 rtw89_phy_write32_idx(rtwdev, R_RSSI_M_PATHAB, rpl_tb_mask[path], tmp & 0xff, phy_idx); in rtw8852c_set_gain_offset()
970 enum rtw89_phy_idx phy_idx) in rtw8852c_ctrl_ch() argument
985 if (phy_idx == RTW89_PHY_0) { in rtw8852c_ctrl_ch()
988 rtw8852c_set_gain_offset(rtwdev, chan, phy_idx, RF_PATH_A); in rtw8852c_ctrl_ch()
[all …]
HDrtw8852b_common.h120 void (*bb_reset_all)(struct rtw89_dev *rtwdev, enum rtw89_phy_idx phy_idx);
141 enum rtw89_phy_idx phy_idx);
143 enum rtw89_phy_idx phy_idx);
145 enum rtw89_phy_idx phy_idx);
157 enum rtw89_phy_idx phy_idx);
159 enum rtw89_phy_idx phy_idx);
160 int (*init_txpwr_unit)(struct rtw89_dev *rtwdev, enum rtw89_phy_idx phy_idx);
194 void rtw8852bx_bb_reset_all(struct rtw89_dev *rtwdev, enum rtw89_phy_idx phy_idx) in rtw8852bx_bb_reset_all() argument
196 rtw8852bx_info.bb_reset_all(rtwdev, phy_idx); in rtw8852bx_bb_reset_all()
271 enum rtw89_phy_idx phy_idx) in rtw8852bx_set_channel_bb() argument
[all …]
HDrtw8852b_common.c637 enum rtw89_phy_idx phy_idx) in rtw8852bx_set_gain_offset() argument
687 rtw89_phy_write32_idx(rtwdev, R_P0_RPL1, B_P0_RPL1_BIAS_MASK, tmp, phy_idx); in rtw8852bx_set_gain_offset()
691 rtw89_phy_write32_idx(rtwdev, R_P1_RPL1, B_P0_RPL1_BIAS_MASK, tmp, phy_idx); in rtw8852bx_set_gain_offset()
750 enum rtw89_phy_idx phy_idx) in rtw8852bx_ctrl_ch() argument
760 B_PATH0_BAND_SEL_MSK_V1, 1, phy_idx); in rtw8852bx_ctrl_ch()
763 B_PATH0_BAND_SEL_MSK_V1, 0, phy_idx); in rtw8852bx_ctrl_ch()
768 B_PATH1_BAND_SEL_MSK_V1, 1, phy_idx); in rtw8852bx_ctrl_ch()
771 B_PATH1_BAND_SEL_MSK_V1, 0, phy_idx); in rtw8852bx_ctrl_ch()
775 rtw89_phy_write32_idx(rtwdev, R_FC0_BW_V1, B_FC0_BW_INV, sco_comp, phy_idx); in rtw8852bx_ctrl_ch()
803 rtw8852bx_set_gain_offset(rtwdev, subband, phy_idx); in rtw8852bx_ctrl_ch()
[all …]
HDrtw8852a.c867 enum rtw89_phy_idx phy_idx) in rtw8852a_ctrl_ch() argument
872 if (phy_idx == RTW89_PHY_0) { in rtw8852a_ctrl_ch()
878 phy_idx); in rtw8852a_ctrl_ch()
882 phy_idx); in rtw8852a_ctrl_ch()
890 1, phy_idx); in rtw8852a_ctrl_ch()
894 0, phy_idx); in rtw8852a_ctrl_ch()
906 sco_comp, phy_idx); in rtw8852a_ctrl_ch()
913 1, phy_idx); in rtw8852a_ctrl_ch()
917 0, phy_idx); in rtw8852a_ctrl_ch()
921 sco_comp, phy_idx); in rtw8852a_ctrl_ch()
[all …]
HDrtw8851b.c949 enum rtw89_phy_idx phy_idx) in rtw8851b_set_gain_offset() argument
986 rtw89_phy_write32_idx(rtwdev, R_P0_RPL1, B_P0_RPL1_BIAS_MASK, tmp, phy_idx); in rtw8851b_set_gain_offset()
990 rtw89_phy_write32_idx(rtwdev, R_P1_RPL1, B_P0_RPL1_BIAS_MASK, tmp, phy_idx); in rtw8851b_set_gain_offset()
1031 enum rtw89_phy_idx phy_idx) in rtw8851b_ctrl_ch() argument
1040 B_PATH0_BAND_SEL_MSK_V1, 1, phy_idx); in rtw8851b_ctrl_ch()
1043 B_PATH0_BAND_SEL_MSK_V1, 0, phy_idx); in rtw8851b_ctrl_ch()
1046 rtw89_phy_write32_idx(rtwdev, R_FC0_BW_V1, B_FC0_BW_INV, sco_comp, phy_idx); in rtw8851b_ctrl_ch()
1073 rtw8851b_set_gain_offset(rtwdev, subband, phy_idx); in rtw8851b_ctrl_ch()
1119 enum rtw89_phy_idx phy_idx) in rtw8851b_ctrl_bw() argument
1123 rtw89_phy_write32_idx(rtwdev, R_FC0_BW_V1, B_FC0_BW_SET, 0x0, phy_idx); in rtw8851b_ctrl_bw()
[all …]
HDrtw8852c_rfk.h13 void rtw8852c_iqk(struct rtw89_dev *rtwdev, enum rtw89_phy_idx phy_idx,
15 void rtw8852c_rx_dck(struct rtw89_dev *rtwdev, enum rtw89_phy_idx phy_idx, bool is_afe);
18 void rtw8852c_dpk(struct rtw89_dev *rtwdev, enum rtw89_phy_idx phy_idx,
25 void rtw8852c_tssi_cont_en_phyidx(struct rtw89_dev *rtwdev, bool en, u8 phy_idx,
28 enum rtw89_phy_idx phy_idx);
31 enum rtw89_phy_idx phy_idx);
HDrtw8852b_rfk.h12 void rtw8852b_iqk(struct rtw89_dev *rtwdev, enum rtw89_phy_idx phy_idx,
14 void rtw8852b_rx_dck(struct rtw89_dev *rtwdev, enum rtw89_phy_idx phy_idx,
17 void rtw8852b_dpk(struct rtw89_dev *rtwdev, enum rtw89_phy_idx phy_idx,
25 enum rtw89_phy_idx phy_idx,
29 enum rtw89_phy_idx phy_idx);
HDrtw8852bt_rfk.h12 void rtw8852bt_iqk(struct rtw89_dev *rtwdev, enum rtw89_phy_idx phy_idx,
14 void rtw8852bt_rx_dck(struct rtw89_dev *rtwdev, enum rtw89_phy_idx phy_idx,
17 void rtw8852bt_dpk(struct rtw89_dev *rtwdev, enum rtw89_phy_idx phy_idx,
25 enum rtw89_phy_idx phy_idx,
29 enum rtw89_phy_idx phy_idx);
HDrtw8851b_rfk.h15 void rtw8851b_iqk(struct rtw89_dev *rtwdev, enum rtw89_phy_idx phy_idx,
17 void rtw8851b_rx_dck(struct rtw89_dev *rtwdev, enum rtw89_phy_idx phy_idx,
20 void rtw8851b_dpk(struct rtw89_dev *rtwdev, enum rtw89_phy_idx phy_idx,
28 enum rtw89_phy_idx phy_idx,
32 enum rtw89_phy_idx phy_idx);
HDrtw8852bt.c420 enum rtw89_phy_idx phy_idx, bool en) in rtw8852bt_bb_reset_en() argument
424 B_S0_HW_SI_DIS_W_R_TRIG, 0x0, phy_idx); in rtw8852bt_bb_reset_en()
426 B_S1_HW_SI_DIS_W_R_TRIG, 0x0, phy_idx); in rtw8852bt_bb_reset_en()
427 rtw89_phy_write32_idx(rtwdev, R_RSTB_ASYNC, B_RSTB_ASYNC_ALL, 1, phy_idx); in rtw8852bt_bb_reset_en()
435 B_S0_HW_SI_DIS_W_R_TRIG, 0x7, phy_idx); in rtw8852bt_bb_reset_en()
437 B_S1_HW_SI_DIS_W_R_TRIG, 0x7, phy_idx); in rtw8852bt_bb_reset_en()
439 rtw89_phy_write32_idx(rtwdev, R_RSTB_ASYNC, B_RSTB_ASYNC_ALL, 0, phy_idx); in rtw8852bt_bb_reset_en()
444 enum rtw89_phy_idx phy_idx) in rtw8852bt_bb_reset() argument
452 rtw8852bx_bb_reset_all(rtwdev, phy_idx); in rtw8852bt_bb_reset()
464 enum rtw89_phy_idx phy_idx) in rtw8852bt_set_channel() argument
[all …]
HDrtw8922a_rfk.h10 void rtw8922a_tssi_cont_en_phyidx(struct rtw89_dev *rtwdev, bool en, u8 phy_idx);
13 enum rtw89_phy_idx phy_idx);
15 void rtw8922a_pre_set_channel_rf(struct rtw89_dev *rtwdev, enum rtw89_phy_idx phy_idx);
16 void rtw8922a_post_set_channel_rf(struct rtw89_dev *rtwdev, enum rtw89_phy_idx phy_idx);
HDphy.h530 enum rtw89_phy_idx phy_idx);
533 enum rtw89_phy_idx phy_idx);
536 enum rtw89_phy_idx phy_idx);
539 enum rtw89_phy_idx phy_idx);
623 u32 addr, u32 data, enum rtw89_phy_idx phy_idx) in rtw89_bbmcu_write32() argument
625 if (phy_idx && addr < 0x10000) in rtw89_bbmcu_write32()
823 u32 data, enum rtw89_phy_idx phy_idx);
825 enum rtw89_phy_idx phy_idx);
827 enum rtw89_phy_idx phy_idx);
829 enum rtw89_phy_idx phy_idx);
[all …]
HDefuse_be.c222 u32 phy_idx, log_idx; in rtw89_eeprom_parser_be() local
238 phy_idx = chip->sec_ctrl_efuse_size; in rtw89_eeprom_parser_be()
242 hdr1 = phy_map[phy_idx]; in rtw89_eeprom_parser_be()
243 hdr2 = phy_map[phy_idx + 1]; in rtw89_eeprom_parser_be()
247 phy_idx += 2; in rtw89_eeprom_parser_be()
255 hdr1 = phy_map[phy_idx]; in rtw89_eeprom_parser_be()
256 hdr2 = phy_map[phy_idx + 1]; in rtw89_eeprom_parser_be()
257 hdr3 = phy_map[phy_idx + 2]; in rtw89_eeprom_parser_be()
261 phy_idx += 3; in rtw89_eeprom_parser_be()
271 rtw89_err(rtwdev, "[ERR]efuse idx:0x%X\n", phy_idx - 3); in rtw89_eeprom_parser_be()
[all …]
HDrtw8852b.c448 enum rtw89_phy_idx phy_idx, bool en) in rtw8852b_bb_reset_en() argument
452 B_S0_HW_SI_DIS_W_R_TRIG, 0x0, phy_idx); in rtw8852b_bb_reset_en()
454 B_S1_HW_SI_DIS_W_R_TRIG, 0x0, phy_idx); in rtw8852b_bb_reset_en()
455 rtw89_phy_write32_idx(rtwdev, R_RSTB_ASYNC, B_RSTB_ASYNC_ALL, 1, phy_idx); in rtw8852b_bb_reset_en()
463 B_S0_HW_SI_DIS_W_R_TRIG, 0x7, phy_idx); in rtw8852b_bb_reset_en()
465 B_S1_HW_SI_DIS_W_R_TRIG, 0x7, phy_idx); in rtw8852b_bb_reset_en()
467 rtw89_phy_write32_idx(rtwdev, R_RSTB_ASYNC, B_RSTB_ASYNC_ALL, 0, phy_idx); in rtw8852b_bb_reset_en()
472 enum rtw89_phy_idx phy_idx) in rtw8852b_bb_reset() argument
478 rtw8852bx_bb_reset_all(rtwdev, phy_idx); in rtw8852b_bb_reset()
488 enum rtw89_phy_idx phy_idx) in rtw8852b_set_channel() argument
[all …]
HDrtw8852a_rfk.h13 void rtw8852a_iqk(struct rtw89_dev *rtwdev, enum rtw89_phy_idx phy_idx,
15 void rtw8852a_rx_dck(struct rtw89_dev *rtwdev, enum rtw89_phy_idx phy_idx,
17 void rtw8852a_dpk(struct rtw89_dev *rtwdev, enum rtw89_phy_idx phy_idx,
26 enum rtw89_phy_idx phy_idx);
HDcoex.h265 void rtw89_btc_ntfy_scan_start(struct rtw89_dev *rtwdev, u8 phy_idx, u8 band);
266 void rtw89_btc_ntfy_scan_finish(struct rtw89_dev *rtwdev, u8 phy_idx);
267 void rtw89_btc_ntfy_switch_band(struct rtw89_dev *rtwdev, u8 phy_idx, u8 band);
295 enum rtw89_phy_idx phy_idx, in rtw89_btc_phymap() argument
303 FIELD_PREP(BTC_RFK_PHY_MAP, BIT(phy_idx)) | in rtw89_btc_phymap()
310 enum rtw89_phy_idx phy_idx, in rtw89_btc_path_phymap() argument
314 return rtw89_btc_phymap(rtwdev, phy_idx, BIT(path), chanctx_idx); in rtw89_btc_path_phymap()
319 enum rtw89_phy_idx phy_idx) in rtw89_coex_query_bt_req_len() argument
HDrtw8851b_rfk.c135 static u8 _kpath(struct rtw89_dev *rtwdev, enum rtw89_phy_idx phy_idx) in _kpath() argument
140 static void _adc_fifo_rst(struct rtw89_dev *rtwdev, enum rtw89_phy_idx phy_idx, in _adc_fifo_rst() argument
683 static bool _iqk_one_shot(struct rtw89_dev *rtwdev, enum rtw89_phy_idx phy_idx, in _iqk_one_shot() argument
770 enum rtw89_phy_idx phy_idx, u8 path) in _rxk_2g_group_sel() argument
796 notready = _iqk_one_shot(rtwdev, phy_idx, path, ID_RXAGC); in _rxk_2g_group_sel()
805 notready = _iqk_one_shot(rtwdev, phy_idx, path, ID_NBRXK); in _rxk_2g_group_sel()
809 notready = _iqk_one_shot(rtwdev, phy_idx, path, ID_RXK); in _rxk_2g_group_sel()
839 enum rtw89_phy_idx phy_idx, u8 path) in _rxk_5g_group_sel() argument
868 notready = _iqk_one_shot(rtwdev, phy_idx, path, ID_RXAGC); in _rxk_5g_group_sel()
877 notready = _iqk_one_shot(rtwdev, phy_idx, path, ID_NBRXK); in _rxk_5g_group_sel()
[all …]
HDchan.h53 enum rtw89_phy_idx phy_idx) in rtw89_get_entity_state() argument
57 return READ_ONCE(hal->entity_active[phy_idx]); in rtw89_get_entity_state()
61 enum rtw89_phy_idx phy_idx, in rtw89_set_entity_state() argument
66 WRITE_ONCE(hal->entity_active[phy_idx], active); in rtw89_set_entity_state()
HDefuse.c229 u32 phy_idx = sec_ctrl_size; in rtw89_dump_logical_efuse_map() local
239 while (phy_idx < physical_size - sec_ctrl_size) { in rtw89_dump_logical_efuse_map()
240 hdr1 = phy_map[phy_idx]; in rtw89_dump_logical_efuse_map()
241 hdr2 = phy_map[phy_idx + 1]; in rtw89_dump_logical_efuse_map()
247 phy_idx += 2; in rtw89_dump_logical_efuse_map()
254 if (phy_idx + 1 > physical_size - sec_ctrl_size - 1 || in rtw89_dump_logical_efuse_map()
258 log_map[log_idx] = phy_map[phy_idx]; in rtw89_dump_logical_efuse_map()
259 log_map[log_idx + 1] = phy_map[phy_idx + 1]; in rtw89_dump_logical_efuse_map()
260 phy_idx += 2; in rtw89_dump_logical_efuse_map()
HDrtw8852a_rfk.c15 static u8 _kpath(struct rtw89_dev *rtwdev, enum rtw89_phy_idx phy_idx) in _kpath() argument
18 rtwdev->dbcc_en, phy_idx); in _kpath()
23 if (phy_idx == RTW89_PHY_0) in _kpath()
803 enum rtw89_phy_idx phy_idx, u8 path, u8 ktype, in _iqk_one_shot() argument
809 u8 phy_map = rtw89_btc_path_phymap(rtwdev, phy_idx, path, chanctx_idx); in _iqk_one_shot()
893 enum rtw89_phy_idx phy_idx, u8 path, in _rxk_group_sel() argument
933 fail = _iqk_one_shot(rtwdev, phy_idx, path, ID_RXK, chanctx_idx); in _rxk_group_sel()
958 enum rtw89_phy_idx phy_idx, u8 path, in _iqk_nbrxk() argument
998 fail = _iqk_one_shot(rtwdev, phy_idx, path, ID_NBRXK, chanctx_idx); in _iqk_nbrxk()
1047 enum rtw89_phy_idx phy_idx, u8 path, in _txk_group_sel() argument
[all …]
HDrtw8852b_rfk.c276 static u8 _kpath(struct rtw89_dev *rtwdev, enum rtw89_phy_idx phy_idx) in _kpath() argument
281 rtwdev->dbcc_en, phy_idx); in _kpath()
286 if (phy_idx == RTW89_PHY_0) in _kpath()
814 static bool _iqk_one_shot(struct rtw89_dev *rtwdev, enum rtw89_phy_idx phy_idx, in _iqk_one_shot() argument
869 static bool _rxk_group_sel(struct rtw89_dev *rtwdev, enum rtw89_phy_idx phy_idx, in _rxk_group_sel() argument
905 fail = _iqk_one_shot(rtwdev, phy_idx, path, ID_RXK); in _rxk_group_sel()
927 static bool _iqk_nbrxk(struct rtw89_dev *rtwdev, enum rtw89_phy_idx phy_idx, in _iqk_nbrxk() argument
962 fail = _iqk_one_shot(rtwdev, phy_idx, path, ID_NBRXK); in _iqk_nbrxk()
1015 static bool _txk_group_sel(struct rtw89_dev *rtwdev, enum rtw89_phy_idx phy_idx, u8 path) in _txk_group_sel() argument
1057 fail = _iqk_one_shot(rtwdev, phy_idx, path, ID_TXK); in _txk_group_sel()
[all …]
HDrtw8852bt_rfk.c233 static u8 _kpath(struct rtw89_dev *rtwdev, enum rtw89_phy_idx phy_idx) in _kpath() argument
238 rtwdev->dbcc_en, phy_idx); in _kpath()
243 if (phy_idx == RTW89_PHY_0) in _kpath()
951 static bool _iqk_one_shot(struct rtw89_dev *rtwdev, enum rtw89_phy_idx phy_idx, in _iqk_one_shot() argument
1033 static bool _iqk_2g_lok(struct rtw89_dev *rtwdev, enum rtw89_phy_idx phy_idx, u8 path) in _iqk_2g_lok() argument
1078 static bool _iqk_5g_lok(struct rtw89_dev *rtwdev, enum rtw89_phy_idx phy_idx, u8 path) in _iqk_5g_lok() argument
1122 static bool _iqk_2g_tx(struct rtw89_dev *rtwdev, enum rtw89_phy_idx phy_idx, u8 path) in _iqk_2g_tx() argument
1154 notready = _iqk_one_shot(rtwdev, phy_idx, path, ID_NBTXK); in _iqk_2g_tx()
1163 notready = _iqk_one_shot(rtwdev, phy_idx, path, ID_TXK); in _iqk_2g_tx()
1183 static bool _iqk_5g_tx(struct rtw89_dev *rtwdev, enum rtw89_phy_idx phy_idx, u8 path) in _iqk_5g_tx() argument
[all …]
/freebsd-head/sys/contrib/dev/rtw88/
HDefuse.c46 u32 phy_idx, log_idx; in rtw_dump_logical_efuse_map() local
52 for (phy_idx = 0; phy_idx < physical_size - protect_size;) { in rtw_dump_logical_efuse_map()
53 hdr1 = phy_map[phy_idx]; in rtw_dump_logical_efuse_map()
54 hdr2 = phy_map[phy_idx + 1]; in rtw_dump_logical_efuse_map()
62 phy_idx += 2; in rtw_dump_logical_efuse_map()
67 phy_idx += 1; in rtw_dump_logical_efuse_map()
75 if (phy_idx + 1 > physical_size - protect_size || in rtw_dump_logical_efuse_map()
79 log_map[log_idx] = phy_map[phy_idx]; in rtw_dump_logical_efuse_map()
80 log_map[log_idx + 1] = phy_map[phy_idx + 1]; in rtw_dump_logical_efuse_map()
81 phy_idx += 2; in rtw_dump_logical_efuse_map()
/freebsd-head/sys/cam/scsi/
HDscsi_enc.h231 unsigned int phy_idx; member
238 unsigned int phy_idx; member
245 unsigned int phy_idx; member

123