Home
last modified time | relevance | path

Searched refs:SDMMC1 (Results 1 – 14 of 14) sorted by relevance

/freebsd-head/sys/contrib/device-tree/src/arm/st/
HDstm32f7-pinctrl.dtsi237 pinmux = <STM32_PINMUX('C', 8, AF12)>, /* SDMMC1 D0 */
238 <STM32_PINMUX('C', 9, AF12)>, /* SDMMC1 D1 */
239 <STM32_PINMUX('C', 10, AF12)>, /* SDMMC1 D2 */
240 <STM32_PINMUX('C', 11, AF12)>, /* SDMMC1 D3 */
241 <STM32_PINMUX('C', 12, AF12)>, /* SDMMC1 CLK */
242 <STM32_PINMUX('D', 2, AF12)>; /* SDMMC1 CMD */
250 pinmux = <STM32_PINMUX('C', 8, AF12)>, /* SDMMC1 D0 */
251 <STM32_PINMUX('C', 9, AF12)>, /* SDMMC1 D1 */
252 <STM32_PINMUX('C', 10, AF12)>, /* SDMMC1 D2 */
253 <STM32_PINMUX('C', 11, AF12)>, /* SDMMC1 D3 */
[all …]
HDstm32f746.dtsi490 clocks = <&rcc 0 STM32F7_APB2_CLOCK(SDMMC1)>;
HDstm32h743.dtsi380 resets = <&rcc STM32H7_AHB3_RESET(SDMMC1)>;
/freebsd-head/sys/contrib/device-tree/src/arm64/nvidia/
HDtegra194-p3668-0000.dtsi13 /* SDMMC1 (SD/MMC) */
HDtegra186-p3310.dtsi137 /* SDMMC1 (SD/MMC) */
HDtegra194-p2888.dtsi126 /* SDMMC1 (SD/MMC) */
HDtegra194-p2972-0000.dts2016 /* SDMMC1 (SD/MMC) */
HDtegra186-p2771-0000.dts2279 /* SDMMC1 (SD/MMC) */
/freebsd-head/sys/contrib/device-tree/Bindings/interrupt-controller/
Drda,8810pl-intc.txt21 3: SDMMC1
/freebsd-head/sys/contrib/device-tree/include/dt-bindings/clock/
HDstm32mp1-clks.h121 #define SDMMC1 108 macro
/freebsd-head/sys/arm/nvidia/tegra124/
HDtegra124_clk_per.c227 GATE(SDMMC1, "sdmmc1", "pc_sdmmc1", L(14)),
/freebsd-head/sys/arm64/nvidia/tegra210/
HDtegra210_clk_per.c320 GATE(SDMMC1, "sdmmc1", "pc_sdmmc1", L(14)),
/freebsd-head/sys/contrib/device-tree/src/arm/nvidia/
HDtegra30-asus-transformer-common.dtsi121 /* SDMMC1 pinmux */
HDtegra30-pegatron-chagall.dts103 /* SDMMC1 pinmux */