Home
last modified time | relevance | path

Searched refs:SATA_PLL_CFG0_PADPLL_RESET_SWCTL (Results 1 – 4 of 4) sorted by relevance

/freebsd-head/sys/arm/nvidia/tegra124/
HDtegra124_car.h227 #define SATA_PLL_CFG0_PADPLL_RESET_SWCTL (1 << 0) macro
HDtegra124_clk_pll.c646 reg &= ~SATA_PLL_CFG0_PADPLL_RESET_SWCTL; in plle_enable()
/freebsd-head/sys/arm64/nvidia/tegra210/
HDtegra210_car.h312 #define SATA_PLL_CFG0_PADPLL_RESET_SWCTL (1 << 0) macro
HDtegra210_clk_pll.c844 reg &= ~SATA_PLL_CFG0_PADPLL_RESET_SWCTL; in plle_enable()