Home
last modified time | relevance | path

Searched refs:REV32 (Results 1 – 5 of 5) sorted by relevance

/freebsd-head/contrib/llvm-project/llvm/lib/Target/AArch64/
HDAArch64SchedCyclone.td152 // CLS,CLZ,RBIT,REV,REV16,REV32
504 // CLS,CLZ,CNT,RBIT,REV16,REV32,REV64,XTN
HDAArch64ISelLowering.h218 REV32, enumerator
HDAArch64SchedFalkorDetails.td1207 def : InstRW<[FalkorWr_1XYZ_2cyc], (instregex "^(CLS|CLZ|RBIT|REV|REV16|REV32)(W|X)r$")>;
HDAArch64ISelLowering.cpp2641 MAKE_CASE(AArch64ISD::REV32) in getTargetNodeName()
10214 REVB = DAG.getNode(AArch64ISD::REV32, DL, VST, Op.getOperand(0)); in LowerBitreverse()
10221 REVB = DAG.getNode(AArch64ISD::REV32, DL, VST, Op.getOperand(0)); in LowerBitreverse()
12797 return DAG.getNode(AArch64ISD::REV32, dl, VT, OpLHS); in GeneratePerfectShuffle()
13207 return DAG.getNode(AArch64ISD::REV32, dl, V1.getValueType(), V1, V2); in LowerVECTOR_SHUFFLE()
HDAArch64InstrInfo.td760 def AArch64rev32 : SDNode<"AArch64ISD::REV32", SDT_AArch64UnaryVec>;
5357 defm REV32 : SIMDTwoVectorBH<1, 0b00000, "rev32", AArch64rev32>;