Home
last modified time | relevance | path

Searched refs:Op1Reg5 (Results 1 – 1 of 1) sorted by relevance

/freebsd-head/contrib/llvm-project/llvm/lib/Target/RISCV/
HDRISCVISelLowering.cpp18367 Register Op1Reg5 = First.getOperand(5).getReg(); in EmitLoweredCascadedSelect() local
18383 .addReg(Op1Reg5) in EmitLoweredCascadedSelect()