Home
last modified time | relevance | path

Searched refs:FP_EXTEND (Results 1 – 25 of 26) sorted by relevance

12

/freebsd-9-stable/contrib/gcc/config/rs6000/
Ddarwin-ldouble.c393 FP_EXTEND(Q,D,4,2,X,A); in fmsub()
394 FP_EXTEND(Q,D,4,2,Y,B); in fmsub()
395 FP_EXTEND(Q,D,4,2,Z,C); in fmsub()
397 FP_EXTEND(Q,D,2,1,X,A); in fmsub()
398 FP_EXTEND(Q,D,2,1,Y,B); in fmsub()
399 FP_EXTEND(Q,D,2,1,Z,C); in fmsub()
/freebsd-9-stable/contrib/gcc/config/soft-fp/
Dextendsftf2.c46 FP_EXTEND(Q,S,4,1,R,A); in __extendsftf2()
48 FP_EXTEND(Q,S,2,1,R,A); in __extendsftf2()
Dextenddftf2.c46 FP_EXTEND(Q,D,4,2,R,A); in __extenddftf2()
48 FP_EXTEND(Q,D,2,1,R,A); in __extenddftf2()
Dextendsfdf2.c46 FP_EXTEND(D,S,2,1,R,A); in __extendsfdf2()
48 FP_EXTEND(D,S,1,1,R,A); in __extendsfdf2()
Dop-common.h1151 #define FP_EXTEND(dfs,sfs,dwc,swc,D,S) \ macro
/freebsd-9-stable/contrib/llvm/lib/Target/ARM/
DARMTargetTransformInfo.cpp191 { ISD::FP_EXTEND, MVT::v2f32, 2 }, in getCastInstrCost()
192 { ISD::FP_EXTEND, MVT::v4f32, 4 } in getCastInstrCost()
196 ISD == ISD::FP_EXTEND)) { in getCastInstrCost()
/freebsd-9-stable/contrib/llvm/include/llvm/CodeGen/
DISDOpcodes.h411 FP_EXTEND, enumerator
/freebsd-9-stable/contrib/llvm/patches/
Dpatch-r262582-llvm-r202422-sparc.diff68 case ISD::FP_EXTEND: return LowerF128_FPEXTEND(Op, DAG, *this);
/freebsd-9-stable/contrib/llvm/lib/CodeGen/SelectionDAG/
DLegalizeFloatTypes.cpp84 case ISD::FP_EXTEND: R = SoftenFloatRes_FP_EXTEND(N); break; in SoftenFloatResult()
538 return BitConvertToInteger(DAG.getNode(ISD::FP_EXTEND, dl, VT, NewL)); in SoftenFloatRes_LOAD()
829 case ISD::FP_EXTEND: ExpandFloatRes_FP_EXTEND(N, Lo, Hi); break; in ExpandFloatResult()
1044 Hi = DAG.getNode(ISD::FP_EXTEND, SDLoc(N), NVT, N->getOperand(0)); in ExpandFloatRes_FP_EXTEND()
DLegalizeDAG.cpp449 Result = DAG.getNode(VT.isFloatingPoint() ? ISD::FP_EXTEND : in ExpandUnalignedLoad()
1098 ISD::FP_EXTEND : ISD::ANY_EXTEND); in LegalizeLoadOps()
2309 Result = DAG.getNode(ISD::FP_EXTEND, dl, DestVT, Sub); in ExpandLegalINT_TO_FP()
2947 case ISD::FP_EXTEND: in ExpandNode()
3986 ExtOp = ISD::FP_EXTEND; in PromoteNode()
4017 unsigned ExtOp = ISD::FP_EXTEND; in PromoteNode()
4032 Tmp1 = DAG.getNode(ISD::FP_EXTEND, dl, NVT, Node->getOperand(0)); in PromoteNode()
4033 Tmp2 = DAG.getNode(ISD::FP_EXTEND, dl, NVT, Node->getOperand(1)); in PromoteNode()
4043 Tmp1 = DAG.getNode(ISD::FP_EXTEND, dl, NVT, Node->getOperand(0)); in PromoteNode()
DSelectionDAGDumper.cpp220 case ISD::FP_EXTEND: return "fp_extend"; in getOperationName()
DLegalizeVectorTypes.cpp82 case ISD::FP_EXTEND: in ScalarizeVectorResult()
542 case ISD::FP_EXTEND: in SplitVectorResult()
1154 case ISD::FP_EXTEND: in SplitVectorOperand()
1548 case ISD::FP_EXTEND: in WidenVectorResult()
2349 case ISD::FP_EXTEND: in WidenVectorOperand()
DLegalizeVectorOps.cpp249 case ISD::FP_EXTEND: in LegalizeOp()
DDAGCombiner.cpp481 case ISD::FP_EXTEND: in isNegatibleForFree()
556 case ISD::FP_EXTEND: in GetNegatedExpression()
1180 case ISD::FP_EXTEND: return visitFP_EXTEND(N); in visit()
6525 if (N1.getOpcode() == ISD::FP_EXTEND || N1.getOpcode() == ISD::FP_ROUND) in visitFCOPYSIGN()
6668 if (N0.getOpcode() == ISD::FP_EXTEND && VT == N0.getOperand(0).getValueType()) in visitFP_ROUND()
6701 return DAG.getNode(ISD::FP_EXTEND, SDLoc(N), VT, Round); in visitFP_ROUND_INREG()
6719 return DAG.getNode(ISD::FP_EXTEND, SDLoc(N), VT, N0); in visitFP_EXTEND()
6730 return DAG.getNode(ISD::FP_EXTEND, SDLoc(N), VT, In); in visitFP_EXTEND()
DSelectionDAGBuilder.cpp208 return DAG.getNode(ISD::FP_EXTEND, DL, ValueVT, Val); in getCopyFromParts()
369 Val = DAG.getNode(ISD::FP_EXTEND, DL, PartVT, Val); in getCopyToParts()
2891 setValue(&I, DAG.getNode(ISD::FP_EXTEND, getCurSDLoc(), DestVT, N)); in visitFPExt()
DSelectionDAG.cpp2580 case ISD::FP_EXTEND: { in getNode()
2618 case ISD::FP_EXTEND: in getNode()
/freebsd-9-stable/contrib/llvm/lib/Target/PowerPC/
DPPCISelLowering.cpp4728 LHS = DAG.getNode(ISD::FP_EXTEND, dl, MVT::f64, LHS); in LowerSELECT_CC()
4731 Sel1 = DAG.getNode(ISD::FP_EXTEND, dl, MVT::f64, Sel1); in LowerSELECT_CC()
4740 LHS = DAG.getNode(ISD::FP_EXTEND, dl, MVT::f64, LHS); in LowerSELECT_CC()
4748 LHS = DAG.getNode(ISD::FP_EXTEND, dl, MVT::f64, LHS); in LowerSELECT_CC()
4761 Cmp = DAG.getNode(ISD::FP_EXTEND, dl, MVT::f64, Cmp); in LowerSELECT_CC()
4764 Sel1 = DAG.getNode(ISD::FP_EXTEND, dl, MVT::f64, Sel1); in LowerSELECT_CC()
4771 Cmp = DAG.getNode(ISD::FP_EXTEND, dl, MVT::f64, Cmp); in LowerSELECT_CC()
4777 Cmp = DAG.getNode(ISD::FP_EXTEND, dl, MVT::f64, Cmp); in LowerSELECT_CC()
4783 Cmp = DAG.getNode(ISD::FP_EXTEND, dl, MVT::f64, Cmp); in LowerSELECT_CC()
4789 Cmp = DAG.getNode(ISD::FP_EXTEND, dl, MVT::f64, Cmp); in LowerSELECT_CC()
[all …]
/freebsd-9-stable/contrib/llvm/lib/Target/R600/
DAMDILISelLowering.cpp176 setOperationAction(ISD::FP_EXTEND, MVT::v2f64, Expand); in InitAMDILLowering()
/freebsd-9-stable/contrib/llvm/lib/Target/Hexagon/
DHexagonISelLowering.cpp1131 setOperationAction(ISD::FP_EXTEND, MVT::f32, Legal); in HexagonTargetLowering()
1222 setOperationAction(ISD::FP_EXTEND, MVT::f32, Expand); in HexagonTargetLowering()
/freebsd-9-stable/contrib/llvm/lib/Target/Sparc/
DSparcISelLowering.cpp1599 setOperationAction(ISD::FP_EXTEND, MVT::f128, Legal); in SparcTargetLowering()
1627 setOperationAction(ISD::FP_EXTEND, MVT::f128, Custom); in SparcTargetLowering()
2831 case ISD::FP_EXTEND: return LowerF128_FPEXTEND(Op, DAG, *this); in LowerOperation()
/freebsd-9-stable/contrib/llvm/lib/Target/X86/
DX86ISelDAGToDAG.cpp499 if (N->getOpcode() != ISD::FP_ROUND && N->getOpcode() != ISD::FP_EXTEND) in PreprocessISelDAG()
520 if (N->getOpcode() == ISD::FP_EXTEND) in PreprocessISelDAG()
DX86ISelLowering.cpp1032 setOperationAction(ISD::FP_EXTEND, MVT::v2f32, Custom); in resetOperationActions()
1353 setOperationAction(ISD::FP_EXTEND, MVT::v8f32, Legal); in resetOperationActions()
1856 ValToCopy = DAG.getNode(ISD::FP_EXTEND, dl, MVT::f80, ValToCopy); in LowerReturn()
1931 } else if (Copy->getOpcode() != ISD::FP_EXTEND) in isUsedByReturnOnly()
8679 return DAG.getNode(ISD::FP_EXTEND, dl, DestVT, Sub); in LowerUINT_TO_FP_i32()
9268 Op1 = DAG.getNode(ISD::FP_EXTEND, dl, VT, Op1); in LowerFCOPYSIGN()
13432 case ISD::FP_EXTEND: return LowerFP_EXTEND(Op, DAG); in LowerOperation()
/freebsd-9-stable/contrib/llvm/lib/CodeGen/
DTargetLoweringBase.cpp1287 case FPExt: return ISD::FP_EXTEND; in InstructionOpcodeToISD()
/freebsd-9-stable/contrib/llvm/lib/Target/AArch64/
DAArch64ISelLowering.cpp233 setOperationAction(ISD::FP_EXTEND, MVT::f128, Expand); in AArch64TargetLowering()
247 setOperationAction(ISD::FP_EXTEND, MVT::f128, Custom); in AArch64TargetLowering()
2875 case ISD::FP_EXTEND: return LowerFP_EXTEND(Op, DAG); in LowerOperation()
/freebsd-9-stable/contrib/llvm/include/llvm/Target/
DTargetSelectionDAG.td389 def fextend : SDNode<"ISD::FP_EXTEND" , SDTFPExtendOp>;

12