| /freebsd-9-stable/contrib/llvm/lib/Target/SystemZ/ |
| D | SystemZRegisterInfo.cpp | 73 unsigned BasePtr = getFrameRegister(MF); in eliminateFrameIndex() local 79 MI->getOperand(FIOperandNum).ChangeToRegister(BasePtr, /*isDef*/ false); in eliminateFrameIndex() 89 MI->getOperand(FIOperandNum).ChangeToRegister(BasePtr, false); in eliminateFrameIndex() 111 MI->getOperand(FIOperandNum).ChangeToRegister(BasePtr, false); in eliminateFrameIndex() 119 .addReg(BasePtr).addImm(HighOffset).addReg(0); in eliminateFrameIndex() 125 .addReg(ScratchReg, RegState::Kill).addReg(BasePtr); in eliminateFrameIndex()
|
| /freebsd-9-stable/contrib/llvm/lib/CodeGen/ |
| D | ShadowStackGC.cpp | 67 IRBuilder<> &B, Value *BasePtr, 70 IRBuilder<> &B, Value *BasePtr, 349 ShadowStackGC::CreateGEP(LLVMContext &Context, IRBuilder<> &B, Value *BasePtr, in CreateGEP() argument 354 Value* Val = B.CreateGEP(BasePtr, Indices, Name); in CreateGEP() 362 ShadowStackGC::CreateGEP(LLVMContext &Context, IRBuilder<> &B, Value *BasePtr, in CreateGEP() argument 366 Value *Val = B.CreateGEP(BasePtr, Indices, Name); in CreateGEP()
|
| /freebsd-9-stable/contrib/llvm/lib/Target/MSP430/ |
| D | MSP430RegisterInfo.cpp | 116 unsigned BasePtr = (TFI->hasFP(MF) ? MSP430::FPW : MSP430::SPW); in eliminateFrameIndex() local 137 MI.getOperand(FIOperandNum).ChangeToRegister(BasePtr, false); in eliminateFrameIndex() 154 MI.getOperand(FIOperandNum).ChangeToRegister(BasePtr, false); in eliminateFrameIndex()
|
| /freebsd-9-stable/contrib/llvm/lib/Target/X86/ |
| D | X86RegisterInfo.h | 55 unsigned BasePtr; variable 126 unsigned getBaseRegister() const { return BasePtr; } in getBaseRegister()
|
| D | X86RegisterInfo.cpp | 84 BasePtr = Is64Bit ? X86::RBX : X86::ESI; in X86RegisterInfo() 432 return MRI->canReserveReg(BasePtr); in canRealignStack() 473 unsigned BasePtr; in eliminateFrameIndex() local 478 BasePtr = (FrameIndex < 0 ? FramePtr : getBaseRegister()); in eliminateFrameIndex() 480 BasePtr = (FrameIndex < 0 ? FramePtr : StackPtr); in eliminateFrameIndex() 482 BasePtr = StackPtr; in eliminateFrameIndex() 484 BasePtr = (TFI->hasFP(MF) ? FramePtr : StackPtr); in eliminateFrameIndex() 488 MI.getOperand(FIOperandNum).ChangeToRegister(BasePtr, false); in eliminateFrameIndex()
|
| D | X86FrameLowering.cpp | 410 unsigned BasePtr = RegInfo->getBaseRegister(); in emitPrologue() local 688 BuildMI(MBB, MBBI, DL, TII.get(Opc), BasePtr) in emitPrologue()
|
| /freebsd-9-stable/contrib/llvm/lib/Target/ARM/ |
| D | ARMBaseRegisterInfo.h | 93 unsigned BasePtr; variable 158 unsigned getBaseRegister() const { return BasePtr; } in getBaseRegister()
|
| D | ARMBaseRegisterInfo.cpp | 49 BasePtr(ARM::R6) { in ARMBaseRegisterInfo() 128 Reserved.set(BasePtr); in getReservedRegs() 354 return MRI->canReserveReg(BasePtr); in canRealignStack()
|
| D | Thumb1FrameLowering.cpp | 97 unsigned BasePtr = RegInfo->getBaseRegister(); in emitPrologue() local 208 AddDefaultPred(BuildMI(MBB, MBBI, dl, TII.get(ARM::tMOVr), BasePtr) in emitPrologue()
|
| D | Thumb1RegisterInfo.cpp | 585 FrameReg = BasePtr; in eliminateFrameIndex()
|
| D | ARMISelLowering.cpp | 8926 SDValue BasePtr = LD->getBasePtr(); in PerformVMOVRRDCombine() local 8927 SDValue NewLD1 = DAG.getLoad(MVT::i32, DL, LD->getChain(), BasePtr, in PerformVMOVRRDCombine() 8932 SDValue OffsetPtr = DAG.getNode(ISD::ADD, DL, MVT::i32, BasePtr, in PerformVMOVRRDCombine() 9038 SDValue BasePtr = St->getBasePtr(); in PerformSTORECombine() local 9046 SDValue Ch = DAG.getStore(St->getChain(), DL, SubVec, BasePtr, in PerformSTORECombine() 9049 BasePtr = DAG.getNode(ISD::ADD, DL, BasePtr.getValueType(), BasePtr, in PerformSTORECombine() 9066 SDValue BasePtr = St->getBasePtr(); in PerformSTORECombine() local 9068 StVal.getNode()->getOperand(0), BasePtr, in PerformSTORECombine() 9072 SDValue OffsetPtr = DAG.getNode(ISD::ADD, DL, MVT::i32, BasePtr, in PerformSTORECombine()
|
| /freebsd-9-stable/contrib/llvm/lib/CodeGen/SelectionDAG/ |
| D | LegalizeVectorTypes.cpp | 2616 SDValue BasePtr = LD->getBasePtr(); in GenWidenVectorLoads() local 2630 SDValue LdOp = DAG.getLoad(NewVT, dl, Chain, BasePtr, LD->getPointerInfo(), in GenWidenVectorLoads() 2667 BasePtr = DAG.getNode(ISD::ADD, dl, BasePtr.getValueType(), BasePtr, in GenWidenVectorLoads() 2668 DAG.getConstant(Increment, BasePtr.getValueType())); in GenWidenVectorLoads() 2675 L = DAG.getLoad(NewVT, dl, Chain, BasePtr, in GenWidenVectorLoads() 2692 L = DAG.getLoad(NewVT, dl, Chain, BasePtr, in GenWidenVectorLoads() 2771 SDValue BasePtr = LD->getBasePtr(); in GenWidenVectorExtLoads() local 2785 Ops[0] = DAG.getExtLoad(ExtType, dl, EltVT, Chain, BasePtr, in GenWidenVectorExtLoads() 2791 SDValue NewBasePtr = DAG.getNode(ISD::ADD, dl, BasePtr.getValueType(), in GenWidenVectorExtLoads() 2792 BasePtr, in GenWidenVectorExtLoads() [all …]
|
| D | DAGCombiner.cpp | 7134 SDValue BasePtr; in CombineToPreIndexedLoadStore() local 7137 if (!TLI.getPreIndexedAddressParts(N, BasePtr, Offset, AM, DAG)) in CombineToPreIndexedLoadStore() 7144 if (isa<ConstantSDNode>(BasePtr)) { in CombineToPreIndexedLoadStore() 7145 std::swap(BasePtr, Offset); in CombineToPreIndexedLoadStore() 7164 if (isa<FrameIndexSDNode>(BasePtr) || isa<RegisterSDNode>(BasePtr)) in CombineToPreIndexedLoadStore() 7170 if (Val == BasePtr || BasePtr.getNode()->isPredecessorOf(Val.getNode())) in CombineToPreIndexedLoadStore() 7179 for (SDNode::use_iterator I = BasePtr.getNode()->use_begin(), in CombineToPreIndexedLoadStore() 7180 E = BasePtr.getNode()->use_end(); I != E; ++I) { in CombineToPreIndexedLoadStore() 7194 if (Op1.getNode() == BasePtr.getNode()) in CombineToPreIndexedLoadStore() 7196 assert(Op0.getNode() == BasePtr.getNode() && in CombineToPreIndexedLoadStore() [all …]
|
| /freebsd-9-stable/contrib/llvm/lib/Target/XCore/ |
| D | XCoreISelLowering.cpp | 412 SDValue BasePtr = LD->getBasePtr(); in LowerLOAD() local 418 if (DAG.isBaseWithConstantOffset(BasePtr) && in LowerLOAD() 419 isWordAligned(BasePtr->getOperand(0), DAG)) { in LowerLOAD() 420 SDValue NewBasePtr = BasePtr->getOperand(0); in LowerLOAD() 421 Offset = cast<ConstantSDNode>(BasePtr->getOperand(1))->getSExtValue(); in LowerLOAD() 425 if (TLI.isGAPlusOffset(BasePtr.getNode(), GV, Offset) && in LowerLOAD() 428 BasePtr->getValueType(0)); in LowerLOAD() 436 BasePtr, LD->getPointerInfo(), MVT::i16, in LowerLOAD() 438 SDValue HighAddr = DAG.getNode(ISD::ADD, DL, MVT::i32, BasePtr, in LowerLOAD() 460 Entry.Node = BasePtr; in LowerLOAD() [all …]
|
| /freebsd-9-stable/contrib/llvm/lib/Transforms/Scalar/ |
| D | LoopIdiomRecognize.cpp | 992 Value *BasePtr = in processLoopStridedStore() local 996 if (mayLoopAccessLocation(BasePtr, AliasAnalysis::ModRef, in processLoopStridedStore() 1001 deleteIfDeadInstruction(BasePtr, *SE, TLI); in processLoopStridedStore() 1024 NewCall = Builder.CreateMemSet(BasePtr, in processLoopStridedStore() 1048 NewCall = Builder.CreateCall3(MSP, BasePtr, PatternPtr, NumBytes); in processLoopStridedStore()
|
| D | SROA.cpp | 1190 static Value *buildGEP(IRBuilderTy &IRB, Value *BasePtr, in buildGEP() argument 1193 return BasePtr; in buildGEP() 1198 return BasePtr; in buildGEP() 1200 return IRB.CreateInBoundsGEP(BasePtr, Indices, "idx"); in buildGEP() 1213 Value *BasePtr, Type *Ty, Type *TargetTy, in getNaturalGEPWithType() argument 1216 return buildGEP(IRB, BasePtr, Indices); in getNaturalGEPWithType() 1243 return buildGEP(IRB, BasePtr, Indices); in getNaturalGEPWithType()
|
| /freebsd-9-stable/contrib/llvm/tools/clang/lib/AST/ |
| D | CXXInheritance.cpp | 109 const void *BasePtr = static_cast<const void*>(Base->getCanonicalDecl()); in isVirtuallyDerivedFrom() local 111 const_cast<void *>(BasePtr), in isVirtuallyDerivedFrom()
|
| /freebsd-9-stable/contrib/llvm/lib/Analysis/ |
| D | ConstantFolding.cpp | 738 APInt BasePtr(BitWidth, 0); in SymbolicallyEvaluateGEP() local 742 BasePtr = Base->getValue().zextOrTrunc(BitWidth); in SymbolicallyEvaluateGEP() 746 if (Ptr->isNullValue() || BasePtr != 0) { in SymbolicallyEvaluateGEP() 747 Constant *C = ConstantInt::get(Ptr->getContext(), Offset + BasePtr); in SymbolicallyEvaluateGEP()
|
| /freebsd-9-stable/contrib/llvm/tools/clang/lib/CodeGen/ |
| D | CGClass.cpp | 619 llvm::Type *BasePtr = ConvertType(BaseElementTy); in EmitInitializerForField() local 620 BasePtr = llvm::PointerType::getUnqual(BasePtr); in EmitInitializerForField() 622 BasePtr); in EmitInitializerForField()
|
| /freebsd-9-stable/contrib/llvm/lib/Target/R600/ |
| D | SIISelLowering.cpp | 172 SDValue BasePtr = DAG.getCopyFromReg(Chain, DL, in LowerParameter() local 174 SDValue Ptr = DAG.getNode(ISD::ADD, DL, MVT::i64, BasePtr, in LowerParameter()
|
| /freebsd-9-stable/contrib/llvm/lib/Bitcode/Reader/ |
| D | BitcodeReader.cpp | 2316 Value *BasePtr; in ParseFunctionBody() local 2317 if (getValueTypePair(Record, OpNum, NextValueNo, BasePtr)) in ParseFunctionBody() 2328 I = GetElementPtrInst::Create(BasePtr, GEPIdx); in ParseFunctionBody()
|
| /freebsd-9-stable/contrib/llvm/lib/Target/PowerPC/ |
| D | PPCISelLowering.cpp | 7315 SDNode *BasePtr = Add->getOperand(0).getNode(); in PerformDAGCombine() local 7316 for (SDNode::use_iterator UI = BasePtr->use_begin(), in PerformDAGCombine() 7317 UE = BasePtr->use_end(); UI != UE; ++UI) { in PerformDAGCombine()
|