Searched refs:imm7 (Results 1 – 14 of 14) sorted by relevance
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| HD | RISCVInstrInfoZimop.td | 14 class RVInstIMopr<bits<7> imm7, bits<5> imm5, bits<3> funct3, RISCVOpcode opcode, 17 let Inst{31} = imm7{6}; 19 let Inst{29-28} = imm7{5-4}; 21 let Inst{25-22} = imm7{3-0}; 44 class RVMopr<bits<7> imm7, bits<5> imm5, bits<3> funct3, 46 : RVInstIMopr<imm7, imm5, funct3, opcode, (outs GPR:$rd), (ins GPR:$rs1),
|
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/CSKY/ |
| HD | CSKYInstrFormats16Instr.td | 162 AddrModeNone, (outs GPRSP:$sp2), (ins GPRSP:$sp1, uimm7_2:$imm7), 163 !strconcat(opstr, "\t$sp2, $sp1, $imm7"), []> { 164 bits<7> imm7; 167 let Inst{9, 8} = imm7{6,5}; 169 let Inst{4 - 0} = imm7{4 - 0};
|
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/Xtensa/ |
| HD | XtensaInstrFormats.td | 189 bits<7> imm7; 192 let Inst{15-12} = imm7{3-0}; 195 let Inst{6-4} = imm7{6-4};
|
| /freebsd-14-stable/contrib/llvm-project/lldb/source/Plugins/Process/Utility/ |
| HD | ARMUtils.h | 361 const uint32_t imm7 = bits(opcode, 6, 0); in ThumbImm7Scaled() local 362 return imm7 * 4; in ThumbImm7Scaled()
|
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/LoongArch/ |
| HD | LoongArchLASXInstrFormats.td | 248 bits<7> imm7; 253 let Inst{16-10} = imm7;
|
| HD | LoongArchLSXInstrFormats.td | 276 bits<7> imm7; 281 let Inst{16-10} = imm7;
|
| HD | LoongArchLSXInstrInfo.td | 323 : Fmt2RI7_VVI<op, (outs LSX128:$dst), (ins LSX128:$vd, LSX128:$vj, ImmOpnd:$imm7), 324 "$vd, $vj, $imm7">;
|
| HD | LoongArchLASXInstrInfo.td | 166 : Fmt2RI7_XXI<op, (outs LASX256:$dst), (ins LASX256:$xd, LASX256:$xj, ImmOpnd:$imm7), 167 "$xd, $xj, $imm7">;
|
| /freebsd-14-stable/contrib/llvm-project/lldb/source/Plugins/Instruction/ARM64/ |
| HD | EmulateInstructionARM64.cpp | 700 uint32_t imm7 = Bits32(opcode, 21, 15); in EmulateLDPSTP() local 768 idx = LSL(llvm::SignExtend64<7>(imm7), scale); in EmulateLDPSTP()
|
| /freebsd-14-stable/contrib/llvm-project/lld/ELF/Arch/ |
| HD | RISCV.cpp | 370 uint16_t imm7 = extractBits(val, 7, 7) << 6; in relocate() local 373 insn |= imm11 | imm4 | imm9_8 | imm10 | imm6 | imm7 | imm3_1 | imm5; in relocate()
|
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/ARM/ |
| HD | ARMInstrThumb.td | 422 // ADD sp, sp, #<imm7> 432 // SUB sp, sp, #<imm7>
|
| HD | ARMInstrMVE.td | 118 // taddrmode_imm7 := reg[r0-r7] +/- (imm7 << shift) 136 // t2addrmode_imm7 := reg +/- (imm7)
|
| HD | ARMInstrThumb2.td | 302 // t2addrmode_imm7s4 := reg +/- (imm7 << 2)
|
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| HD | SVEInstrFormats.td | 5288 : I<(outs pprty:$Pd), (ins PPR3bAny:$Pg, zprty:$Zn, immtype:$imm7), 5289 asm, "\t$Pd, $Pg/z, $Zn, $imm7", 5295 bits<7> imm7; 5299 let Inst{20-14} = imm7;
|