Searched refs:getSORegOpc (Results 1 – 8 of 8) sorted by relevance
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ |
| HD | ARMAddressingModes.h | 98 inline unsigned getSORegOpc(ShiftOpc ShOp, unsigned Imm) { in getSORegOpc() function
|
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/ARM/ |
| HD | ARMFastISel.cpp | 2726 unsigned ImmEnc = ImmIsSO ? ARM_AM::getSORegOpc(ShiftAM, Imm) : Imm; in ARMEmitIntExt() 2814 MIB.addImm(ARM_AM::getSORegOpc(ShiftTy, ShiftImm)); in SelectShift() 2817 MIB.addImm(ARM_AM::getSORegOpc(ShiftTy, 0)); in SelectShift()
|
| HD | ARMISelDAGToDAG.cpp | 618 ARM_AM::getSORegOpc(ARM_AM::lsl, PowerOfTwo), Loc, MVT::i32); in SelectImmShifterOperand() 634 Opc = CurDAG->getTargetConstant(ARM_AM::getSORegOpc(ShOpcVal, ShImmVal), in SelectImmShifterOperand() 661 Opc = CurDAG->getTargetConstant(ARM_AM::getSORegOpc(ShOpcVal, ShImmVal), in SelectRegShifterOperand() 3383 CurDAG->getTargetConstant(ARM_AM::getSORegOpc(ShOpcVal, LSB), dl, in tryV6T2BitfieldExtractOp() 3806 ShImm = ARM_AM::getSORegOpc(ARM_AM::lsl, ShImm); in Select() 3825 ShImm = ARM_AM::getSORegOpc(ARM_AM::lsl, ShImm); in Select()
|
| HD | ARMFrameLowering.cpp | 688 .addImm(ARM_AM::getSORegOpc(ARM_AM::lsr, NrBitsToZero)) in emitAligningInstructions() 693 .addImm(ARM_AM::getSORegOpc(ARM_AM::lsl, NrBitsToZero)) in emitAligningInstructions()
|
| HD | ARMExpandPseudoInsts.cpp | 2555 .addImm(ARM_AM::getSORegOpc( in ExpandMI() 2567 .addImm(ARM_AM::getSORegOpc(ARM_AM::rrx, 0)) in ExpandMI()
|
| HD | ARMBaseInstrInfo.cpp | 237 unsigned SOOpc = ARM_AM::getSORegOpc(ShOpc, Amt); in convertToThreeAddress()
|
| HD | ARMISelLowering.cpp | 11078 .addImm(ARM_AM::getSORegOpc(ARM_AM::lsl, 2)) in EmitSjLjDispatchBlock() 11228 .addImm(ARM_AM::getSORegOpc(ARM_AM::lsl, 2)) in EmitSjLjDispatchBlock()
|
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/ARM/AsmParser/ |
| HD | ARMAsmParser.cpp | 2611 ARM_AM::getSORegOpc(RegShiftedReg.ShiftTy, RegShiftedReg.ShiftImm))); in addRegShiftedRegOperands() 2622 ARM_AM::getSORegOpc(RegShiftedImm.ShiftTy, Imm))); in addRegShiftedImmOperands() 10502 unsigned Shifter = ARM_AM::getSORegOpc(ShiftTy, 0); in processInstruction() 10533 unsigned Shifter = ARM_AM::getSORegOpc(ShiftTy, Amt); in processInstruction() 10547 unsigned Shifter = ARM_AM::getSORegOpc(ARM_AM::rrx, 0); in processInstruction()
|