Home
last modified time | relevance | path

Searched refs:auipc (Results 1 – 7 of 7) sorted by relevance

/freebsd-14-stable/contrib/xz/src/liblzma/simple/
HDriscv.c308 #define NOT_AUIPC_PAIR(auipc, inst2) \ argument
309 ((((auipc) << 8) ^ ((inst2) - 3)) & 0xF8003)
343 #define NOT_SPECIAL_AUIPC(auipc, inst2_rs1) \ argument
344 ((uint32_t)(((auipc) - 0x3117) << 18) >= ((inst2_rs1) & 0x1D))
/freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/RISCV/
HDRISCVMacroFusion.td23 // auipc rd, imm20
26 : SimpleFusion<"auipc-addi-fusion", "HasAUIPCADDIFusion",
HDRISCVInstrInfo.td617 "auipc", "$rd, $imm20">, Sched<[WriteIALU]>;
1522 // expand to auipc and jalr while encoding, with any given register used as the
1532 // PseudoCALL is a pseudo instruction which will eventually expand to auipc
1533 // and jalr while encoding. This is desirable, as an auipc+jalr pair with
1565 // expand to auipc and jalr while encoding.
/freebsd-14-stable/sys/riscv/include/
HDencoding.h769 DECLARE_INSN(auipc, MATCH_AUIPC, MASK_AUIPC)
/freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/Mips/
HDMips32r6InstrInfo.td354 class AUIPC_DESC : ALUIPC_DESC_BASE<"auipc", GPR32Opnd, II_AUIPC>;
HDMipsScheduleGeneric.td58 // addiupc, align, aluipc, aui, auipc, bitswap, clo, clz, lsa, seleqz, selnez
HDMicroMips32r6InstrInfo.td549 class AUIPC_MMR6_DESC : ALUIPC_MMR6_DESC_BASE<"auipc", GPR32Opnd, II_AUIPC>;