Searched refs:LiveUnits (Results 1 – 8 of 8) sorted by relevance
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| HD | SIFrameLowering.cpp | 35 const LiveRegUnits &LiveUnits, in findUnusedRegister() argument 38 if (!MRI.isPhysRegUsed(Reg) && LiveUnits.available(Reg) && in findUnusedRegister() 50 MachineRegisterInfo &MRI, LiveRegUnits &LiveUnits, in findScratchNonCalleeSaveRegister() argument 55 LiveUnits.addReg(CSRegs[i]); in findScratchNonCalleeSaveRegister() 60 return findUnusedRegister(MRI, LiveUnits, RC); in findScratchNonCalleeSaveRegister() 63 if (LiveUnits.available(Reg) && !MRI.isReserved(Reg)) in findScratchNonCalleeSaveRegister() 73 MachineFunction &MF, LiveRegUnits &LiveUnits, Register SGPR, in getVGPRSpillLaneOrTempRegister() argument 91 ScratchSGPR = findUnusedRegister(MF.getRegInfo(), LiveUnits, RC); in getVGPRSpillLaneOrTempRegister() 125 LiveUnits.addReg(ScratchSGPR); in getVGPRSpillLaneOrTempRegister() 136 LiveRegUnits &LiveUnits, MachineFunction &MF, in buildPrologSpill() argument [all …]
|
| HD | SIFrameLowering.h | 41 LiveRegUnits &LiveUnits, Register FrameReg, 45 LiveRegUnits &LiveUnits, Register FrameReg,
|
| HD | SIRegisterInfo.h | 432 LiveRegUnits *LiveUnits = nullptr) const;
|
| HD | SIRegisterInfo.cpp | 1333 RegScavenger *RS, LiveRegUnits *LiveUnits) const { in buildSpillLoadStore() 1334 assert((!RS || !LiveUnits) && "Only RS or LiveUnits can be set but not both"); in buildSpillLoadStore() 1430 } else if (LiveUnits) { in buildSpillLoadStore() 1431 CanClobberSCC = LiveUnits->available(AMDGPU::SCC); in buildSpillLoadStore() 1433 if (LiveUnits->available(Reg) && !MF->getRegInfo().isReserved(Reg)) { in buildSpillLoadStore() 1449 assert(LiveUnits); in buildSpillLoadStore() 1451 if (LiveUnits->available(Reg) && !MF->getRegInfo().isReserved(Reg)) { in buildSpillLoadStore()
|
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/CodeGen/ |
| HD | LiveRegUnits.cpp | 88 static void addBlockLiveIns(LiveRegUnits &LiveUnits, in addBlockLiveIns() argument 91 LiveUnits.addRegMasked(LI.PhysReg, LI.LaneMask); in addBlockLiveIns() 95 static void addCalleeSavedRegs(LiveRegUnits &LiveUnits, in addCalleeSavedRegs() argument 107 LiveUnits.addReg(N); in addCalleeSavedRegs()
|
| HD | RegisterScavenging.cpp | 52 LiveUnits.addRegMasked(Reg, LaneMask); in setRegUsed() 60 LiveUnits.init(*TRI); in init() 72 LiveUnits.addLiveIns(MBB); in enterBasicBlock() 78 LiveUnits.addLiveOuts(MBB); in enterBasicBlockEnd() 84 LiveUnits.stepBackward(MI); in backward() 98 return !LiveUnits.available(Reg); in isRegUsed() 307 *MRI, std::prev(MBBI), To, LiveUnits, AllocationOrder, RestoreAfter); in scavengeRegisterBackwards() 328 LiveUnits.removeReg(Reg); in scavengeRegisterBackwards()
|
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/X86/ |
| HD | X86FixupBWInsts.cpp | 142 LiveRegUnits LiveUnits; member in __anon1c8845110111::FixupBWInstPass 165 LiveUnits.init(TII->getRegisterInfo()); in runOnMachineFunction() 206 if ((I == E || *I > S) && LiveUnits.getBitVector().test(S)) { in getSuperRegDestIfDead() 442 LiveUnits.clear(); in processBasicBlock() 444 LiveUnits.addLiveOuts(MBB); in processBasicBlock() 454 LiveUnits.stepBackward(MI); in processBasicBlock()
|
| /freebsd-14-stable/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| HD | RegisterScavenging.h | 59 LiveRegUnits LiveUnits; variable
|