Searched refs:LaneBits (Results 1 – 3 of 3) sorted by relevance
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| HD | WebAssemblyISelLowering.cpp | 2257 uint64_t LaneBits = 128 / Lanes; in LowerBUILD_VECTOR() local
2258 assert((LaneBits == 64 || Val >= -(1ll << (LaneBits - 1))) && in LowerBUILD_VECTOR()
2260 if (Const && LaneBits != 64 && Val > (1ll << (LaneBits - 1)) - 1) { in LowerBUILD_VECTOR()
2261 uint64_t Mask = (1ll << LaneBits) - 1; in LowerBUILD_VECTOR()
2262 auto NewVal = (((uint64_t)Val & Mask) - (1ll << LaneBits)) & Mask; in LowerBUILD_VECTOR()
2399 uint64_t LaneBits = Op.getValueType().getScalarSizeInBits(); in LowerShift() local
2429 ShiftVal = SkipImpliedMask(ShiftVal, LaneBits - 1); in LowerShift()
2435 ShiftVal = SkipImpliedMask(ShiftVal, LaneBits - 1); in LowerShift()
|
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/ARM/ |
| HD | ARMInstrMVE.td | 272 int LaneBits = !shl(8, Size);
278 !cast<string>(LaneBits));
2909 def : Pat<(VTI.DblVec (unpred_int (VTI.Vec MQPR:$src), (i32 VTI.LaneBits),
2920 def : Pat<(VTI.DblVec (pred_int (VTI.Vec MQPR:$src), (i32 VTI.LaneBits),
4566 !if(!eq(VTI.LaneBits, 32), ",@earlyclobber $Qd", "")>;
4894 defvar vrev = !cast<SDNode>("ARMvrev" # InVTI.LaneBits);
|
| /freebsd-14-stable/contrib/llvm-project/clang/lib/CodeGen/ |
| HD | CGBuiltin.cpp | 9294 unsigned LaneBits = cast<llvm::VectorType>(V->getType()) in MVEImmediateShr() local
9297 if (Shift == LaneBits) { in MVEImmediateShr()
9373 unsigned LaneBits = T->getPrimitiveSizeInBits(); in ARMMVEConstantSplat() local
9374 uint32_t Value = HighBit << (LaneBits - 1); in ARMMVEConstantSplat()
9376 Value |= (1UL << (LaneBits - 1)) - 1; in ARMMVEConstantSplat()
|