| /freebsd-14-stable/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| HD | DFAPacketizer.h | 41 class InstrItineraryData; variable 75 const InstrItineraryData *InstrItins; 82 DFAPacketizer(const InstrItineraryData *InstrItins, Automaton<uint64_t> a, in DFAPacketizer() 126 const InstrItineraryData *getInstrItins() const { return InstrItins; } in getInstrItins()
|
| HD | ScoreboardHazardRecognizer.h | 95 const InstrItineraryData *ItinData; 109 ScoreboardHazardRecognizer(const InstrItineraryData *II,
|
| HD | TargetSchedule.h | 34 InstrItineraryData InstrItins; 82 const InstrItineraryData *getInstrItineraries() const { in getInstrItineraries()
|
| HD | ResourcePriorityQueue.h | 23 class InstrItineraryData; variable 62 const InstrItineraryData* InstrItins;
|
| HD | TargetSubtargetInfo.h | 36 class InstrItineraryData; variable 136 virtual const InstrItineraryData *getInstrItineraryData() const { in getInstrItineraryData()
|
| HD | TargetInstrInfo.h | 44 class InstrItineraryData; variable 1688 CreateTargetMIHazardRecognizer(const InstrItineraryData *, 1694 CreateTargetPostRAHazardRecognizer(const InstrItineraryData *, 1758 virtual unsigned getNumMicroOps(const InstrItineraryData *ItinData, 1770 getOperandLatency(const InstrItineraryData *ItinData, SDNode *DefNode, 1782 getOperandLatency(const InstrItineraryData *ItinData, 1789 virtual unsigned getInstrLatency(const InstrItineraryData *ItinData, 1795 virtual unsigned getInstrLatency(const InstrItineraryData *ItinData,
|
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/ARM/ |
| HD | ARMBaseInstrInfo.h | 139 CreateTargetMIHazardRecognizer(const InstrItineraryData *II, 143 CreateTargetPostRAHazardRecognizer(const InstrItineraryData *II, 321 unsigned getNumMicroOps(const InstrItineraryData *ItinData, 324 std::optional<unsigned> getOperandLatency(const InstrItineraryData *ItinData, 329 std::optional<unsigned> getOperandLatency(const InstrItineraryData *ItinData, 431 std::optional<unsigned> getVLDMDefCycle(const InstrItineraryData *ItinData, 435 std::optional<unsigned> getLDMDefCycle(const InstrItineraryData *ItinData, 439 std::optional<unsigned> getVSTMUseCycle(const InstrItineraryData *ItinData, 443 std::optional<unsigned> getSTMUseCycle(const InstrItineraryData *ItinData, 447 std::optional<unsigned> getOperandLatency(const InstrItineraryData *ItinData, [all …]
|
| HD | ARMSubtarget.h | 157 InstrItineraryData InstrItins; 435 const InstrItineraryData *getInstrItineraryData() const override { in getInstrItineraryData()
|
| /freebsd-14-stable/contrib/llvm-project/llvm/include/llvm/MC/ |
| HD | MCInstrItineraries.h | 110 class InstrItineraryData { 120 InstrItineraryData() = default; 121 InstrItineraryData(const MCSchedModel &SM, const InstrStage *S, in InstrItineraryData() function
|
| HD | MCSchedule.h | 28 class InstrItineraryData; variable 324 friend class InstrItineraryData; member 381 getReciprocalThroughput(unsigned SchedClass, const InstrItineraryData &IID);
|
| HD | MCSubtargetInfo.h | 214 InstrItineraryData getInstrItineraryForCPU(StringRef CPU) const; 217 void initInstrItins(InstrItineraryData &InstrItins) const;
|
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| HD | R600Subtarget.h | 43 InstrItineraryData InstrItins; 64 const InstrItineraryData *getInstrItineraryData() const override { in getInstrItineraryData()
|
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/MC/ |
| HD | MCSubtargetInfo.cpp | 328 InstrItineraryData 331 return InstrItineraryData(SchedModel, Stages, OperandCycles, ForwardingPaths); in getInstrItineraryForCPU() 334 void MCSubtargetInfo::initInstrItins(InstrItineraryData &InstrItins) const { in initInstrItins() 335 InstrItins = InstrItineraryData(getSchedModel(), Stages, OperandCycles, in initInstrItins()
|
| HD | MCSchedule.cpp | 137 const InstrItineraryData &IID) { in getReciprocalThroughput()
|
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| HD | ScheduleDAGSDNodes.h | 30 class InstrItineraryData; variable 50 const InstrItineraryData *InstrItins;
|
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/M68k/ |
| HD | M68kSubtarget.h | 59 InstrItineraryData InstrItins; 169 const InstrItineraryData *getInstrItineraryData() const override { in getInstrItineraryData()
|
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| HD | HexagonInstrInfo.h | 266 CreateTargetPostRAHazardRecognizer(const InstrItineraryData *II, 280 unsigned getInstrLatency(const InstrItineraryData *ItinData, 312 std::optional<unsigned> getOperandLatency(const InstrItineraryData *ItinData, 460 unsigned getInstrTimingClassLatency(const InstrItineraryData *ItinData,
|
| HD | HexagonHazardRecognizer.h | 48 HexagonHazardRecognizer(const InstrItineraryData *II, in HexagonHazardRecognizer()
|
| HD | HexagonSubtarget.h | 108 InstrItineraryData InstrItins; 121 const InstrItineraryData *getInstrItineraryData() const override { in getInstrItineraryData()
|
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| HD | PPCSubtarget.h | 89 InstrItineraryData InstrItins; 139 const InstrItineraryData *getInstrItineraryData() const override { in getInstrItineraryData()
|
| HD | PPCInstrInfo.h | 330 CreateTargetPostRAHazardRecognizer(const InstrItineraryData *II, 333 unsigned getInstrLatency(const InstrItineraryData *ItinData, 337 std::optional<unsigned> getOperandLatency(const InstrItineraryData *ItinData, 342 std::optional<unsigned> getOperandLatency(const InstrItineraryData *ItinData, in getOperandLatency()
|
| HD | PPCHazardRecognizers.h | 34 PPCDispatchGroupSBHazardRecognizer(const InstrItineraryData *ItinData, in PPCDispatchGroupSBHazardRecognizer()
|
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/Mips/ |
| HD | MipsSubtarget.h | 213 InstrItineraryData InstrItins; 399 const InstrItineraryData *getInstrItineraryData() const override { in getInstrItineraryData()
|
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/CodeGen/ |
| HD | TargetInstrInfo.cpp | 1412 const InstrItineraryData *II, const ScheduleDAGMI *DAG) const { in CreateTargetMIHazardRecognizer() 1418 CreateTargetPostRAHazardRecognizer(const InstrItineraryData *II, in CreateTargetPostRAHazardRecognizer() 1442 TargetInstrInfo::getOperandLatency(const InstrItineraryData *ItinData, in getOperandLatency() 1458 unsigned TargetInstrInfo::getInstrLatency(const InstrItineraryData *ItinData, in getInstrLatency() 1473 unsigned TargetInstrInfo::getNumMicroOps(const InstrItineraryData *ItinData, in getNumMicroOps() 1504 unsigned TargetInstrInfo::getInstrLatency(const InstrItineraryData *ItinData, in getInstrLatency() 1518 const InstrItineraryData *ItinData = SchedModel.getInstrItineraries(); in hasLowDefLatency() 1644 const InstrItineraryData *ItinData, const MachineInstr &DefMI, in getOperandLatency()
|
| HD | ScoreboardHazardRecognizer.cpp | 31 const InstrItineraryData *II, const ScheduleDAG *SchedDAG, in ScoreboardHazardRecognizer()
|