Home
last modified time | relevance | path

Searched refs:GCC_PCIE_0_PHY_BCR (Results 1 – 24 of 24) sorted by relevance

/freebsd-14-stable/sys/contrib/device-tree/include/dt-bindings/reset/
Dqcom,gcc-apq8084.h91 #define GCC_PCIE_0_PHY_BCR 82 macro
/freebsd-14-stable/sys/contrib/device-tree/include/dt-bindings/clock/
Dqcom,qdu1000-gcc.h149 #define GCC_PCIE_0_PHY_BCR 6 macro
Dqcom,gcc-sm6350.h166 #define GCC_PCIE_0_PHY_BCR 7 macro
Dqcom,gcc-qcs404.h166 #define GCC_PCIE_0_PHY_BCR 10 macro
Dqcom,gcc-sc7280.h210 #define GCC_PCIE_0_PHY_BCR 1 macro
Dqcom,gcc-sm8450.h206 #define GCC_PCIE_0_PHY_BCR 7 macro
Dqcom,sm8550-gcc.h190 #define GCC_PCIE_0_PHY_BCR 6 macro
Dqcom,gcc-sm8150.h218 #define GCC_PCIE_0_PHY_BCR 5 macro
Dqcom,gcc-sdm845.h229 #define GCC_PCIE_0_PHY_BCR 24 macro
Dqcom,gcc-sm8350.h221 #define GCC_PCIE_0_PHY_BCR 7 macro
Dqcom,gcc-sm8250.h219 #define GCC_PCIE_0_PHY_BCR 7 macro
Dqcom,gcc-sc8180x.h255 #define GCC_PCIE_0_PHY_BCR 5 macro
Dqcom,gcc-msm8998.h274 #define GCC_PCIE_0_PHY_BCR 76 macro
Dqcom,sa8775p-gcc.h272 #define GCC_PCIE_0_PHY_BCR 10 macro
Dqcom,gcc-msm8996.h320 #define GCC_PCIE_0_PHY_BCR 80 macro
Dqcom,gcc-sc8280xp.h406 #define GCC_PCIE_0_PHY_BCR 4 macro
/freebsd-14-stable/sys/contrib/device-tree/src/arm64/qcom/
HDmsm8998.dtsi964 resets = <&gcc GCC_PCIE_0_PHY_BCR>, <&gcc GCC_PCIE_PHY_BCR>;
HDmsm8996.dtsi641 resets = <&gcc GCC_PCIE_0_PHY_BCR>;
HDsm8350.dtsi1568 resets = <&gcc GCC_PCIE_0_PHY_BCR>;
HDsm8150.dtsi1902 resets = <&gcc GCC_PCIE_0_PHY_BCR>;
HDsm8450.dtsi1830 resets = <&gcc GCC_PCIE_0_PHY_BCR>;
HDsm8550.dtsi1736 resets = <&gcc GCC_PCIE_0_PHY_BCR>;
HDsdm845.dtsi2390 resets = <&gcc GCC_PCIE_0_PHY_BCR>;
HDsm8250.dtsi1924 resets = <&gcc GCC_PCIE_0_PHY_BCR>;