Searched refs:EMUL (Results 1 – 6 of 6) sorted by relevance
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/RISCV/MCA/ |
| HD | RISCVCustomBehaviour.cpp | 202 auto EMUL = RISCVVType::getSameRatioLMUL(SEW, LMUL, EEW); in getEEWAndEMUL() local
205 return std::make_pair(EEW, *EMUL); in getEEWAndEMUL()
253 auto [EEW, EMUL] = getEEWAndEMUL(Opcode, VLMUL, SEW); in getSchedClassID()
254 RVV = RISCVVInversePseudosTable::getBaseInfo(Opcode, EMUL, EEW); in getSchedClassID()
|
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/TargetParser/ |
| HD | RISCVTargetParser.cpp | 231 unsigned EMUL = Fractional ? 8 / EMULFixedPoint : EMULFixedPoint / 8; in getSameRatioLMUL() local
232 if (!isValidLMUL(EMUL, Fractional)) in getSameRatioLMUL()
234 return RISCVVType::encodeLMUL(EMUL, Fractional); in getSameRatioLMUL()
|
| /freebsd-14-stable/sys/powerpc/booke/ |
| HD | spe.c | 204 #define EMUL 0x208 macro
361 case EMUL: in spe_emu_instr()
|
| /freebsd-14-stable/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| HD | RISCVInstrFormats.td | 73 // EMUL is at least 1. The destination vector register group cannot overlap
|
| HD | RISCVInstrInfoVPseudos.td | 20 /// LMUL/EMUL - Most instructions can write to differently sized register groups
2297 // * The destination EEW is greater than the source EEW, the source EMUL is
|
| /freebsd-14-stable/contrib/ncurses/misc/ |
| HD | terminfo.src | 14296 # printer must be set to EMUL ANSI to accept ESC codes
|