Home
last modified time | relevance | path

Searched refs:getTRI (Results 1 – 10 of 10) sorted by relevance

/freebsd-13-stable/contrib/llvm-project/llvm/lib/CodeGen/
HDRDFRegisters.cpp190 MCRegUnitMaskIterator AI(A.Reg, &getTRI()); in equal_to()
191 MCRegUnitMaskIterator BI(B.Reg, &getTRI()); in equal_to()
228 llvm::MCRegUnitMaskIterator AI(A.Reg, &getTRI()); in less()
229 llvm::MCRegUnitMaskIterator BI(B.Reg, &getTRI()); in less()
283 for (MCRegUnitMaskIterator U(RR.Reg, &PRI.getTRI()); U.isValid(); ++U) { in hasAliasOf()
298 for (MCRegUnitMaskIterator U(RR.Reg, &PRI.getTRI()); U.isValid(); ++U) { in hasCoverOf()
313 for (MCRegUnitMaskIterator U(RR.Reg, &PRI.getTRI()); U.isValid(); ++U) { in insert()
386 for (MCRegUnitMaskIterator I(F, &PRI.getTRI()); I.isValid(); ++I) { in makeRegRef()
HDRDFLiveness.cpp64 OS << ' ' << printReg(I.first, &P.G.getTRI()) << '{'; in operator <<()
HDRDFGraph.cpp873 for (unsigned R = 1, E = getPRI().getTRI().getNumRegs(); R != E; ++R) in build()
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/Hexagon/
HDRDFCopy.cpp50 const TargetRegisterInfo &TRI = DFG.getTRI(); in interpretAsCopy()
160 const TargetRegisterInfo &TRI = DFG.getTRI(); in run()
HDRDFDeadCode.cpp72 for (unsigned R = 0, RN = DFG.getTRI().getNumRegs(); R != RN; ++R) { in isLiveInstr()
/freebsd-13-stable/contrib/llvm-project/llvm/include/llvm/CodeGen/
HDRDFRegisters.h173 const TargetRegisterInfo &getTRI() const { return TRI; } in getTRI() function
206 : Units(pri.getTRI().getNumRegUnits()), PRI(pri) {} in RegisterAggr()
HDRDFLiveness.h63 : DFG(g), TRI(g.getTRI()), PRI(g.getPRI()), MDT(g.getDT()),
HDRDFGraph.h696 const TargetRegisterInfo &getTRI() const { return TRI; } in getTRI() function
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/
HDSIMachineScheduler.h453 const TargetRegisterInfo *getTRI() { return TRI; } in getTRI() function
HDSIMachineScheduler.cpp585 dbgs() << printVRegOrUnit(Reg, DAG->getTRI()) << ' '; in printDebug()
589 dbgs() << printVRegOrUnit(Reg, DAG->getTRI()) << ' '; in printDebug()
1585 << printVRegOrUnit(Reg, DAG->getTRI()) << ' '; in pickBlock()
1696 DiffSetPressure.assign(DAG->getTRI()->getNumRegPressureSets(), 0); in checkRegUsageImpact()