| /freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/Mips/ |
| HD | MipsTargetTransformInfo.cpp | 15 return TLI->isOperationLegalOrCustom(IsSigned ? ISD::SDIVREM : ISD::UDIVREM, in hasDivRemOp()
|
| HD | MipsSEISelLowering.cpp | 190 setOperationAction(ISD::SDIVREM, MVT::i64, Custom); in MipsSETargetLowering()
197 setOperationAction(ISD::SDIVREM, MVT::i32, Custom); in MipsSETargetLowering()
235 setOperationAction(ISD::SDIVREM, MVT::i32, Expand); in MipsSETargetLowering()
282 setOperationAction(ISD::SDIVREM, MVT::i64, Expand); in MipsSETargetLowering()
458 case ISD::SDIVREM: return lowerMulDiv(Op, MipsISD::DivRem, true, true, DAG); in LowerOperation()
|
| HD | MipsISelLowering.cpp | 517 setTargetDAGCombine({ISD::SDIVREM, ISD::UDIVREM, ISD::SELECT, ISD::AND, in MipsTargetLowering()
585 unsigned Opc = N->getOpcode() == ISD::SDIVREM ? MipsISD::DivRem16 : in performDivRemCombine()
1176 case ISD::SDIVREM: in PerformDAGCombine()
|
| /freebsd-13-stable/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| HD | ISDOpcodes.h | 262 SDIVREM, enumerator
|
| HD | BasicTTIImpl.h | 938 if (TLI->isOperationLegalOrCustom(IsSigned ? ISD::SDIVREM : ISD::UDIVREM,
|
| HD | SelectionDAG.h | 2389 case ISD::SDIVREM:
|
| /freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/AVR/ |
| HD | AVRISelLowering.cpp | 164 setOperationAction(ISD::SDIVREM, MVT::i8, Custom); in AVRTargetLowering()
165 setOperationAction(ISD::SDIVREM, MVT::i16, Custom); in AVRTargetLowering()
166 setOperationAction(ISD::SDIVREM, MVT::i32, Custom); in AVRTargetLowering()
541 assert((Opcode == ISD::SDIVREM || Opcode == ISD::UDIVREM) && in LowerDivRem()
543 bool IsSigned = (Opcode == ISD::SDIVREM); in LowerDivRem()
1000 case ISD::SDIVREM: in LowerOperation()
|
| /freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| HD | SystemZISelLowering.h | 95 SDIVREM, enumerator
|
| HD | SystemZOperators.td | 289 def z_sdivrem : SDNode<"SystemZISD::SDIVREM", SDT_ZGR128Binary>;
|
| HD | SystemZISelLowering.cpp | 185 setOperationAction(ISD::SDIVREM, VT, Custom); in SystemZTargetLowering()
243 setOperationAction(ISD::SDIVREM, MVT::i128, Expand); in SystemZTargetLowering()
4197 lowerGR128Binary(DAG, DL, VT, SystemZISD::SDIVREM, Op0, Op1, Ops[1], Ops[0]); in lowerSDIVREM()
6158 case ISD::SDIVREM: in LowerOperation()
6396 OPCODE(SDIVREM); in getTargetNodeName()
|
| /freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/MSP430/ |
| HD | MSP430ISelLowering.cpp | 136 setOperationAction(ISD::SDIVREM, MVT::i8, Promote); in MSP430TargetLowering()
142 setOperationAction(ISD::SDIVREM, MVT::i16, Expand); in MSP430TargetLowering()
|
| /freebsd-13-stable/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| HD | SelectionDAGDumper.cpp | 273 case ISD::SDIVREM: return "sdivrem"; in getOperationName()
|
| HD | LegalizeIntegerTypes.cpp | 4558 if (TLI.getOperationAction(ISD::SDIVREM, VT) == TargetLowering::Custom) { in ExpandIntRes_SDIV()
4559 SDValue Res = DAG.getNode(ISD::SDIVREM, dl, DAG.getVTList(VT, VT), Ops); in ExpandIntRes_SDIV()
4872 if (TLI.getOperationAction(ISD::SDIVREM, VT) == TargetLowering::Custom) { in ExpandIntRes_SREM()
4873 SDValue Res = DAG.getNode(ISD::SDIVREM, dl, DAG.getVTList(VT, VT), Ops); in ExpandIntRes_SREM()
|
| HD | LegalizeVectorOps.cpp | 352 case ISD::SDIVREM: in LegalizeOp()
|
| HD | LegalizeDAG.cpp | 2252 bool isSigned = Opcode == ISD::SDIVREM; in ExpandDivRemLibCall()
3779 unsigned DivRemOpc = isSigned ? ISD::SDIVREM : ISD::UDIVREM; in ExpandNode()
4972 case ISD::SDIVREM: in ConvertNodeToLibcall()
|
| /freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/BPF/ |
| HD | BPFISelLowering.cpp | 100 setOperationAction(ISD::SDIVREM, VT, Expand); in BPFTargetLowering()
|
| /freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/X86/ |
| HD | X86InstrFragments.td | 683 return (N->getOperand(0).getOpcode() == ISD::SDIVREM &&
|
| /freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/CSKY/ |
| HD | CSKYISelLowering.cpp | 61 setOperationAction(ISD::SDIVREM, MVT::i32, Expand); in CSKYTargetLowering()
|
| /freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/Lanai/ |
| HD | LanaiISelLowering.cpp | 108 setOperationAction(ISD::SDIVREM, MVT::i32, Expand); in LanaiTargetLowering()
|
| /freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/ARM/ |
| HD | ARMISelLowering.cpp | 216 setOperationAction(ISD::SDIVREM, VT, Expand); in addTypeForNEON()
299 setOperationAction(ISD::SDIVREM, VT, Expand); in addMVEVectorTypes()
1295 setOperationAction(ISD::SDIVREM, MVT::i32, Custom); in ARMTargetLowering()
1297 setOperationAction(ISD::SDIVREM, MVT::i64, Custom); in ARMTargetLowering()
1300 setOperationAction(ISD::SDIVREM, MVT::i32, Expand); in ARMTargetLowering()
10678 case ISD::SDIVREM: in LowerOperation()
10747 case ISD::SDIVREM: in ReplaceNodeResults()
20679 assert((N->getOpcode() == ISD::SDIVREM || N->getOpcode() == ISD::UDIVREM || in getDivRemLibcall()
20682 bool isSigned = N->getOpcode() == ISD::SDIVREM || in getDivRemLibcall()
20697 assert((N->getOpcode() == ISD::SDIVREM || N->getOpcode() == ISD::UDIVREM || in getDivRemArgList()
[all …]
|
| HD | ARMTargetTransformInfo.cpp | 2106 case ISD::SDIVREM: in maybeLoweredToCall()
|
| /freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| HD | AMDGPUISelLowering.cpp | 467 setOperationAction({ISD::SDIVREM, ISD::UDIVREM}, VT, Custom); in AMDGPUTargetLowering()
516 ISD::UMUL_LOHI, ISD::SDIVREM, ISD::UDIVREM, in AMDGPUTargetLowering()
1380 case ISD::SDIVREM: return LowerSDIVREM(Op, DAG); in LowerOperation()
2313 SDValue DIVREM = DAG.getNode(ISD::SDIVREM, DL, DAG.getVTList(HalfVT, HalfVT), in LowerSDIVREM()
|
| HD | R600ISelLowering.cpp | 606 case ISD::SDIVREM: { in ReplaceNodeResults()
|
| /freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/Sparc/ |
| HD | SparcISelLowering.cpp | 1675 setOperationAction(ISD::SDIVREM, MVT::i32, Expand); in SparcTargetLowering()
1682 setOperationAction(ISD::SDIVREM, MVT::i64, Expand); in SparcTargetLowering()
|
| /freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| HD | HexagonISelLowering.cpp | 1601 ISD::SDIVREM, ISD::UDIVREM, ISD::ROTL, ISD::ROTR, in HexagonTargetLowering()
1647 ISD::SREM, ISD::UREM, ISD::SDIVREM, ISD::UDIVREM, ISD::SADDO, in HexagonTargetLowering()
|