| /freebsd-12-stable/contrib/llvm-project/llvm/lib/IR/ |
| D | ConstantRange.cpp | 865 case Intrinsic::umin: in isIntrinsicSupported() 887 case Intrinsic::umin: in intrinsic() 888 return Ops[0].umin(Ops[1]); in intrinsic() 1101 ConstantRange::umin(const ConstantRange &Other) const { in umin() function in ConstantRange 1106 APInt NewL = APIntOps::umin(getUnsignedMin(), Other.getUnsignedMin()); in umin() 1107 APInt NewU = APIntOps::umin(getUnsignedMax(), Other.getUnsignedMax()) + 1; in umin() 1238 APInt Upper = APIntOps::umin(getUnsignedMax(), RHS.getUnsignedMax() - 1) + 1; in urem() 1274 APInt Upper = APIntOps::umin(MaxLHS, MaxAbsRHS - 1) + 1; in srem() 1289 APInt Upper = APIntOps::umin(MaxLHS, MaxAbsRHS - 1) + 1; in srem() 1308 APInt umin = APIntOps::umin(Other.getUnsignedMax(), getUnsignedMax()); in binaryAnd() local [all …]
|
| /freebsd-12-stable/contrib/llvm-project/llvm/include/llvm/IR/ |
| D | ConstantRange.h | 400 ConstantRange umin(const ConstantRange &Other) const;
|
| D | IntrinsicInst.h | 67 case Intrinsic::umin: in isCommutative() 492 case Intrinsic::umin: in classof() 511 case Intrinsic::umin: in getPredicate()
|
| /freebsd-12-stable/contrib/llvm-project/llvm/include/llvm/Support/ |
| D | KnownBits.h | 328 static KnownBits umin(const KnownBits &LHS, const KnownBits &RHS);
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/ARM/ |
| D | MVELaneInterleavingPass.cpp | 205 case Intrinsic::umin: in tryInterleave()
|
| D | ARMTargetTransformInfo.cpp | 895 IID = Intrinsic::umin; in getCmpSelInstrCost() 1677 case Intrinsic::umin: in getIntrinsicInstrCost()
|
| /freebsd-12-stable/contrib/gcc/config/ia64/ |
| D | vect.md | 265 (define_expand "umin<mode>3" 267 (umin:VECINT (match_operand:VECINT 1 "gr_register_operand" "") 303 (umin:V8QI (match_operand:V8QI 1 "gr_register_operand" "r")
|
| /freebsd-12-stable/contrib/llvm-project/llvm/include/llvm/Target/GlobalISel/ |
| D | SelectionDAGCompat.td | 137 def : GINodeEquiv<G_UMIN, umin>;
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Analysis/ |
| D | DemandedBits.cpp | 174 case Intrinsic::umin: in determineLiveOperandBits()
|
| D | ValueTracking.cpp | 1125 Known = KnownBits::umin(Known, Known2); in computeKnownBitsFromOperator() 1662 case Intrinsic::umin: in computeKnownBitsFromOperator() 1665 Known = KnownBits::umin(Known, Known2); in computeKnownBitsFromOperator() 6246 case Intrinsic::umax: return Intrinsic::umin; in getInverseMinMaxIntrinsic() 6247 case Intrinsic::umin: return Intrinsic::umax; in getInverseMinMaxIntrinsic() 6294 return {Intrinsic::umin, AllCmpSingleUse}; in canConvertToMinOrMaxIntrinsic() 6906 case Intrinsic::umin: in setLimitsForIntrinsic() 6915 case Intrinsic::umin: in setLimitsForIntrinsic()
|
| D | ConstantFolding.cpp | 1486 case Intrinsic::umin: in canConstantFoldCallTo() 1802 Acc = APIntOps::umin(Acc, X); in constantFoldVectorReduce() 2588 case Intrinsic::umin: in ConstantFoldScalarCall2()
|
| D | VectorUtils.cpp | 57 case Intrinsic::umin: in isTriviallyVectorizable()
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Support/ |
| D | KnownBits.cpp | 135 KnownBits KnownBits::umin(const KnownBits &LHS, const KnownBits &RHS) { in umin() function in KnownBits
|
| /freebsd-12-stable/contrib/llvm-project/clang/lib/Headers/ |
| D | __clang_cuda_math.h | 334 __DEVICE__ unsigned int umin(unsigned int __a, unsigned int __b) { in umin() function
|
| /freebsd-12-stable/contrib/gcc/config/arm/ |
| D | iwmmxt.md | 791 (umin:V8QI (match_operand:V8QI 1 "register_operand" "y") 807 (umin:V4HI (match_operand:V4HI 1 "register_operand" "y") 823 (umin:V2SI (match_operand:V2SI 1 "register_operand" "y")
|
| D | predicates.md | 186 (and (match_code "smin,smax,umin,umax")
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| D | GISelKnownBits.cpp | 354 Known = KnownBits::umin(Known, KnownRHS); in computeKnownBitsImpl()
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/Mips/ |
| D | MipsMSAInstrInfo.td | 2420 class MIN_U_B_DESC : MSA_3R_DESC_BASE<"min_u.b", umin, MSA128BOpnd>; 2421 class MIN_U_H_DESC : MSA_3R_DESC_BASE<"min_u.h", umin, MSA128HOpnd>; 2422 class MIN_U_W_DESC : MSA_3R_DESC_BASE<"min_u.w", umin, MSA128WOpnd>; 2423 class MIN_U_D_DESC : MSA_3R_DESC_BASE<"min_u.d", umin, MSA128DOpnd>; 2434 class MINI_U_B_DESC : MSA_I5_DESC_BASE<"mini_u.b", umin, vsplati8_uimm5, 2436 class MINI_U_H_DESC : MSA_I5_DESC_BASE<"mini_u.h", umin, vsplati16_uimm5, 2438 class MINI_U_W_DESC : MSA_I5_DESC_BASE<"mini_u.w", umin, vsplati32_uimm5, 2440 class MINI_U_D_DESC : MSA_I5_DESC_BASE<"mini_u.d", umin, vsplati64_uimm5,
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/AsmParser/ |
| D | LLLexer.cpp | 729 KEYWORD(umin); in LexIdentifier()
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| D | VOP2Instructions.td | 506 defm V_MIN_U32 : VOP2Inst <"v_min_u32", VOP_PAT_GEN<VOP_I32_I32_I32>, umin>; 679 defm V_MIN_U16 : VOP2Inst <"v_min_u16", VOP_I16_I16_I16, umin>; 857 defm : Arithmetic_i16_0Hi_Pats<umin, V_MIN_U16_e64>;
|
| D | AMDGPUInstructions.td | 213 def umin_oneuse : HasOneUseBinOp<umin>;
|
| /freebsd-12-stable/contrib/llvm-project/llvm/include/llvm/ADT/ |
| D | APInt.h | 2178 inline const APInt &umin(const APInt &A, const APInt &B) {
|
| /freebsd-12-stable/contrib/gcc/config/rs6000/ |
| D | altivec.md | 705 (define_insn "umin<mode>3" 707 (umin:VI (match_operand:VI 1 "register_operand" "v")
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| D | PPCInstrAltivec.td | 972 def : Pat<(v16i8 (umin v16i8:$src1, v16i8:$src2)), 976 def : Pat<(v8i16 (umin v8i16:$src1, v8i16:$src2)), 980 def : Pat<(v4i32 (umin v4i32:$src1, v4i32:$src2)),
|
| /freebsd-12-stable/contrib/gcc/config/i386/ |
| D | sse.md | 2908 (umin:V16QI (match_operand:V16QI 1 "nonimmediate_operand" "") 2915 (umin:V16QI (match_operand:V16QI 1 "nonimmediate_operand" "%0") 2958 (define_expand "umin<mode>3" 2960 (umin:SSEMODE24 (match_operand:SSEMODE24 1 "register_operand" "")
|