| /freebsd-12-stable/cddl/contrib/opensolaris/lib/libnvpair/ |
| D | libnvpair.c | 103 #define DFLTPRTOP(pctl, type) \ argument
104 ((pctl)->nvprt_dfltops->print_##type.op)
106 #define DFLTPRTOPARG(pctl, type) \ argument
107 ((pctl)->nvprt_dfltops->print_##type.arg)
109 #define CUSTPRTOP(pctl, type) \ argument
110 ((pctl)->nvprt_custops->print_##type.op)
112 #define CUSTPRTOPARG(pctl, type) \ argument
113 ((pctl)->nvprt_custops->print_##type.arg)
115 #define RENDER(pctl, type, nvl, name, val) \ argument
118 if ((pctl)->nvprt_custops && CUSTPRTOP(pctl, type)) { \
[all …]
|
| /freebsd-12-stable/sys/contrib/octeon-sdk/ |
| D | cvmx-asx0-defs.h | 89 uint64_t pctl : 5; /**< These bits control the driving strength of the dbg member
95 uint64_t pctl : 5;
102 uint64_t pctl : 4; /**< These bits control the driving strength of the dbg member
108 uint64_t pctl : 4;
|
| D | cvmx-asxx-defs.h | 688 uint64_t pctl : 5; /**< PCTL Compensation Value member
695 uint64_t pctl : 5;
702 uint64_t pctl : 4; /**< These bits reflect the computed compensation member
708 uint64_t pctl : 4;
729 uint64_t pctl : 4; /**< These bits specify a driving strength (positive member
737 uint64_t pctl : 4;
831 uint64_t pctl : 5; /**< Duke's drive control */ member
833 uint64_t pctl : 5;
855 uint64_t pctl : 5; /**< UNUSED (not needed for CN58XX) */ member
857 uint64_t pctl : 5;
[all …]
|
| D | cvmx-smi-defs.h | 78 uint64_t pctl : 6; /**< PCTL Drive strength control bits member
90 uint64_t pctl : 6;
|
| D | cvmx-agl-defs.h | 1372 uint64_t pctl : 5; /**< AGL PCTL */ member
1378 uint64_t pctl : 5;
1397 uint64_t pctl : 5; /**< AGL PCTL */ member
1403 uint64_t pctl : 5;
|
| D | cvmx-mgmt-port.c | 404 drv_ctl.s.pctl = 6; in cvmx_mgmt_port_initialize()
|
| D | cvmx-mio-defs.h | 1945 uint64_t pctl : 5; /**< Boot bus PCTL */ member
1949 uint64_t pctl : 5;
1960 uint64_t pctl : 6; /**< Boot bus PCTL */ member
1964 uint64_t pctl : 6;
4956 uint64_t pctl : 6; /**< GPIO bus PCTL */ member
4960 uint64_t pctl : 6;
|
| D | cvmx-dfa-defs.h | 5522 uint64_t pctl : 5; /**< Compensation control bits */ member
5524 uint64_t pctl : 5;
|
| D | cvmx-npi-defs.h | 1277 uint64_t pctl : 5; /**< Bypass value for PCTL */ member
1281 uint64_t pctl : 5;
|
| D | cvmx-lmcx-defs.h | 6982 uint64_t pctl : 5; /**< Compensation control bits */ member
6984 uint64_t pctl : 5;
|
| /freebsd-12-stable/sys/dev/mii/ |
| D | qsphy.c | 170 int bmsr, bmcr, pctl; in qsphy_status() local
190 pctl = PHY_READ(sc, MII_QSPHY_PCTL); in qsphy_status()
191 switch (pctl & PCTL_OPMASK) { in qsphy_status()
|
| /freebsd-12-stable/sys/gnu/dts/arm/ |
| D | mt8135.dtsi | 154 mediatek,pctl-regmap = <&syscfg_pctl_a &syscfg_pctl_b>;
166 compatible = "mediatek,mt8135-pctl-a-syscfg", "syscon";
208 compatible = "mediatek,mt8135-pctl-b-syscfg", "syscon";
|
| D | mt2701.dtsi | 147 compatible = "mediatek,mt2701-pctl-a-syscfg", "syscon";
180 mediatek,pctl-regmap = <&syscfg_pctl_a>;
699 mediatek,pctl = <&syscfg_pctl_a>;
|
| D | mt7623.dtsi | 255 mediatek,pctl-regmap = <&syscfg_pctl_a>;
267 compatible = "mediatek,mt7623-pctl-a-syscfg", "syscon";
1043 mediatek,pctl = <&syscfg_pctl_a>;
|
| /freebsd-12-stable/sys/dev/bhnd/cores/pci/ |
| D | bhnd_pci_hostb.c | 470 uint16_t pctl; in bhnd_pci_wars_hwup() local
472 pctl = BHND_PCI_MDIO_READ(sc, BHND_PCIE_PHY_SDR9_PLL, in bhnd_pci_wars_hwup()
475 pctl &= ~BHND_PCIE_SDR9_PLL_CTRL_FREQDET_EN; in bhnd_pci_wars_hwup()
477 BHND_PCIE_SDR9_PLL_CTRL, pctl); in bhnd_pci_wars_hwup()
|
| /freebsd-12-stable/sys/dev/sound/pci/ |
| D | csapcm.c | 75 u_long pctl; member
345 csa_writemem(resp, BA1_PCTL, ul | csa->pctl); in csa_startplaydma()
376 csa->pctl = ul & 0xffff0000; in csa_stopplaydma()
|
| /freebsd-12-stable/sys/gnu/dts/arm64/mediatek/ |
| D | mt2712e.dtsi | 265 compatible = "mediatek,mt2712-pctl-a-syscfg", "syscon";
272 mediatek,pctl-regmap = <&syscfg_pctl_a>;
|
| D | mt8173.dtsi | 363 compatible = "mediatek,mt8173-pctl-a-syscfg", "syscon";
370 mediatek,pctl-regmap = <&syscfg_pctl_a>;
|
| /freebsd-12-stable/sys/dev/drm2/i915/ |
| D | intel_display.c | 3700 u32 pctl; in i9xx_crtc_disable() local
3722 pctl = I915_READ(PFIT_CONTROL); in i9xx_crtc_disable()
3723 if ((pctl & PFIT_ENABLE) && in i9xx_crtc_disable()
3724 ((pctl & PFIT_PIPE_MASK) >> PFIT_PIPE_SHIFT) == pipe) in i9xx_crtc_disable()
|