Home
last modified time | relevance | path

Searched refs:nxv2i16 (Results 1 – 10 of 10) sorted by relevance

/freebsd-12-stable/contrib/llvm-project/llvm/include/llvm/Support/
DMachineValueType.h205 nxv2i16 = 135, // n x 2 x i16 enumerator
571 case nxv2i16: in getVectorElementType()
818 case nxv2i16: in getVectorMinNumElements()
914 case nxv2i16: in getSizeInBits()
1334 if (NumElements == 2) return MVT::nxv2i16; in getScalableVectorVT()
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/AArch64/
DAArch64SVEInstrInfo.td861 …_D : sve_mem_64b_gld_vi_64_ptrs<0b0100, "ld1sh", uimm5s2, AArch64ld1s_gather_imm_z, nxv2i16>;
862 …SH_D : sve_mem_64b_gld_vi_64_ptrs<0b0101, "ldff1sh", uimm5s2, AArch64ldff1s_gather_imm_z, nxv2i16>;
863 …D : sve_mem_64b_gld_vi_64_ptrs<0b0110, "ld1h", uimm5s2, AArch64ld1_gather_imm_z, nxv2i16>;
864 …H_D : sve_mem_64b_gld_vi_64_ptrs<0b0111, "ldff1h", uimm5s2, AArch64ldff1_gather_imm_z, nxv2i16>;
878 …m GLD1SH_D : sve_mem_64b_gld_vs2_64_unscaled<0b0100, "ld1sh", AArch64ld1s_gather_z, nxv2i16>;
879 …m GLDFF1SH_D : sve_mem_64b_gld_vs2_64_unscaled<0b0101, "ldff1sh", AArch64ldff1s_gather_z, nxv2i16>;
880 …m GLD1H_D : sve_mem_64b_gld_vs2_64_unscaled<0b0110, "ld1h", AArch64ld1_gather_z, nxv2i16>;
881 …m GLDFF1H_D : sve_mem_64b_gld_vs2_64_unscaled<0b0111, "ldff1h", AArch64ldff1_gather_z, nxv2i16>;
891 …m_64b_gld_sv2_64_scaled<0b0100, "ld1sh", AArch64ld1s_gather_scaled_z, ZPR64ExtLSL16, nxv2i16>;
892 …m_64b_gld_sv2_64_scaled<0b0101, "ldff1sh", AArch64ldff1s_gather_scaled_z, ZPR64ExtLSL16, nxv2i16>;
[all …]
DAArch64TargetTransformInfo.cpp955 { ISD::TRUNCATE, MVT::nxv2i1, MVT::nxv2i16, 1 }, in getCastInstrCost()
965 { ISD::TRUNCATE, MVT::nxv2i16, MVT::nxv2i32, 1 }, in getCastInstrCost()
1056 { ISD::FP_TO_SINT, MVT::nxv2i16, MVT::nxv2f32, 1 }, in getCastInstrCost()
1060 { ISD::FP_TO_UINT, MVT::nxv2i16, MVT::nxv2f32, 1 }, in getCastInstrCost()
1074 { ISD::FP_TO_SINT, MVT::nxv2i16, MVT::nxv2f64, 1 }, in getCastInstrCost()
1078 { ISD::FP_TO_UINT, MVT::nxv2i16, MVT::nxv2f64, 1 }, in getCastInstrCost()
1134 { ISD::FP_TO_SINT, MVT::nxv2i16, MVT::nxv2f16, 1 }, in getCastInstrCost()
1138 { ISD::FP_TO_UINT, MVT::nxv2i16, MVT::nxv2f16, 1 }, in getCastInstrCost()
DAArch64ISelLowering.cpp336 { MVT::nxv2i8, MVT::nxv2i16, MVT::nxv2i32, MVT::nxv2i64, MVT::nxv4i8, in AArch64TargetLowering()
1205 for (auto VT : {MVT::nxv2i16, MVT::nxv4i16, MVT::nxv2i32, MVT::nxv2bf16, in AArch64TargetLowering()
14634 case MVT::nxv2i16: in getSVEContainerType()
DSVEInstrFormats.td3990 def : SVE_InReg_Extend<nxv2i64, op, nxv2i1, nxv2i16, !cast<Instruction>(NAME # _D)>;
3996 …defm : SVE_InReg_Extend_PassthruUndef<nxv2i64, op, nxv2i1, nxv2i16, !cast<Pseudo>(NAME # _UNDEF_D)…
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/RISCV/
DRISCVRegisterInfo.td296 // i16 N/A nxv1i16 nxv2i16 nxv4i16 nxv8i16 nxv16i16 nxv32i16
312 defvar vint16mf2_t = nxv2i16;
DRISCVISelLowering.cpp98 MVT::nxv32i8, MVT::nxv64i8, MVT::nxv1i16, MVT::nxv2i16, MVT::nxv4i16, in RISCVTargetLowering()
/freebsd-12-stable/contrib/llvm-project/llvm/include/llvm/CodeGen/
DValueTypes.td169 def nxv2i16 : ValueType<32, 135>; // n x 2 x i16 vector value
/freebsd-12-stable/contrib/llvm-project/llvm/lib/CodeGen/
DValueTypes.cpp447 case MVT::nxv2i16: in getTypeForEVT()
/freebsd-12-stable/contrib/llvm-project/llvm/utils/TableGen/
DCodeGenTarget.cpp203 case MVT::nxv2i16: return "MVT::nxv2i16"; in getEnumName()