Home
last modified time | relevance | path

Searched refs:mcr (Results 1 – 25 of 36) sorted by relevance

12

/freebsd-12-stable/sys/arm/arm/
Dcpufunc_asm_armv5_ec.S61 mcr p15, 0, r0, c7, c5, 0 /* Invalidate ICache */
64 mcr p15, 0, r0, c7, c10, 4 /* drain the write buffer */
66 mcr p15, 0, r0, c2, c0, 0 /* load new TTB */
68 mcr p15, 0, r0, c8, c7, 0 /* invalidate I+D TLBs */
88 mcr p15, 0, r0, c7, c5, 1 /* Invalidate I cache SE with VA */
89 mcr p15, 0, r0, c7, c10, 1 /* Clean D cache SE with VA */
93 mcr p15, 0, r0, c7, c10, 4 /* drain the write buffer */
102 mcr p15, 0, r0, c7, c5, 0 /* Flush I cache */
109 mcr p15, 0, r0, c7, c10, 4 /* drain the write buffer */
127 mcr p15, 0, r0, c7, c10, 1 /* Clean D cache SE with VA */
[all …]
Dcpufunc_asm_sheeva.S51 mcr p15, 0, r1, c7, c5, 0 /* Invalidate ICache */
55 mcr p15, 1, r1, c15, c9, 0 /* Clean L2 */
56 mcr p15, 1, r1, c15, c11, 0 /* Invalidate L2 */
61 mcr p15, 0, r1, c7, c10, 4 /* drain the write buffer */
63 mcr p15, 0, r0, c2, c0, 0 /* load new TTB */
65 mcr p15, 0, r0, c8, c7, 0 /* invalidate I+D TLBs */
94 mcr p15, 5, r0, c15, c15, 0 /* Clean and inv zone start address */
95 mcr p15, 5, r2, c15, c15, 1 /* Clean and inv zone end address */
107 mcr p15, 0, r0, c7, c10, 4 /* drain the write buffer */
137 mcr p15, 5, r0, c15, c15, 0 /* Clean and inv zone start address */
[all …]
Dlocore-v6.S147 mcr CP15_SCTLR(r7)
151 mcr CP15_ICIALLU
286 mcr CP15_TTBR0(r0) /* Set TTB */
288 mcr CP15_CONTEXTIDR(r0) /* Set ASID to 0 */
292 mcr CP15_DACR(r0)
299 mcr CP15_PRRR(r0)
301 mcr CP15_NMRR(r0)
302 mcr CP15_TLBIALL /* Flush TLB */
312 mcr CP15_SCTLR(r0)
315 mcr CP15_TLBIALL /* Flush TLB */
[all …]
Dcpu_asm-v6.S53 mcr CP15_DCIALL
63 mcr CP15_CSSELR(r0) /* set cache level */
84 2: mcr CP15_DCISW(r3) /* invalidate line */
99 mcr CP15_CSSELR(r0)
108 mcr CP15_DCIALL
118 mcr CP15_CSSELR(r0) /* set cache level */
139 2: mcr CP15_DCISW(r3) /* invalidate line */
154 mcr CP15_CSSELR(r0)
162 mcr CP15_DCCIALL
171 1: mcr CP15_CSSELR(r0) /* set cache level */
[all …]
Dcpufunc_asm.S66 mcr p15, 0, r0, c3, c0, 0
111 mcr p15, 0, r0, c7, c10, 4 /* Drain write buffer */
113 mcr p15, 0, r1, c9, c2, 0 /* Enable data cache lock mode */
115 mcr p15, 0, r0, c7, c2, 5 /* Allocate the cache line */
116 mcr p15, 0, r0, c7, c10, 4 /* Drain write buffer */
119 mcr p15, 0, r0, c7, c10, 4 /* Drain write buffer */
120 mcr p15, 0, r1, c9, c2, 0 /* Disable data cache lock mode */
Dhypervisor-stub.S44 mcr CP15_HVBAR(r0)
48 mcr CP15_HCR(r0)
49 mcr CP15_HCPTR(r0)
50 mcr CP15_HSTR(r0)
51 mcr CP15_HSCTLR(r0)
57 mcr CP15_HDCR(r0)
Dcpufunc_asm_arm9.S41 mcr p15, 0, r0, c8, c6, 1 /* flush D tlb single entry */
42 mcr p15, 0, r0, c8, c5, 1 /* flush I tlb single entry */
60 mcr p15, 0, r0, c7, c10, 4 /* drain the write buffer */
61 mcr p15, 0, r0, c2, c0, 0 /* set the new TTB */
62 mcr p15, 0, r0, c8, c7, 0 /* and flush the I+D tlbs */
Dcpufunc_asm_armv4.S47 mcr p15, 0, r0, c8, c7, 0 /* flush I+D tlb */
52 mcr p15, 0, r0, c8, c6, 0 /* flush D tlb */
57 mcr p15, 0, r0, c8, c6, 1 /* flush D tlb single entry */
65 mcr p15, 0, r0, c7, c10, 4 /* drain write buffer */
71 mcr p15, 0, r0, c7, c7, 0 /* invalidate all I+D cache */
Dcpufunc_asm_pj4b.S48 mcr p15, 1, r0, c15, c1, 0
58 mcr p15, 1, r0, c15, c1, 1
67 mcr p15, 1, r0, c15, c2, 0
77 mcr p15, 1, r0, c15, c1, 2
82 mcr p15, 0, r0, c1, c0, 1
Dswtch-v6.S130 mcr CP15_TTBR0(r1) /* switch to kernel TTB */
132 mcr CP15_TLBIASID(r2) /* flush not global TLBs */
134 mcr CP15_TTBR0(r0) /* switch to new TTB */
140 mcr CP15_TLBIASID(r2) /* flush not global TLBs */
454 mcr CP15_TPIDRPRW(r11)
469 mcr CP15_TPIDRURW(r3) /* write tls thread reg 2 */
470 mcr CP15_TPIDRURO(r3) /* write tls thread reg 3 */
Dlocore-v4.S153 mcr CP15_SCTLR(r2)
216 mcr p15, 0, r0, c2, c0, 0 /* Set TTB */
217 mcr p15, 0, r0, c8, c7, 0 /* Flush TLB */
221 mcr p15, 0, r0, c3, c0, 0
227 mcr CP15_SCTLR(r0)
410 mcr CP15_SCTLR(r0)
Dswtch-v4.S154 mcr p15, 0, r1, c3, c0, 0 /* Update DACR for lwp0's context */
320 mcr p15, 0, r5, c3, c0, 0 /* Update DACR for new context */
/freebsd-12-stable/sys/dev/ubsec/
Dubsec.c649 struct ubsec_mcr *mcr; in ubsec_intr() local
658 mcr = (struct ubsec_mcr *)q2->q_mcr.dma_vaddr; in ubsec_intr()
659 if ((mcr->mcr_flags & htole16(UBS_MCR_DONE)) == 0) { in ubsec_intr()
1718 struct ubsec_mcr *mcr; in ubsec_rng() local
1730 mcr = (struct ubsec_mcr *)rng->rng_q.q_mcr.dma_vaddr; in ubsec_rng()
1733 mcr->mcr_pkts = htole16(1); in ubsec_rng()
1734 mcr->mcr_flags = 0; in ubsec_rng()
1735 mcr->mcr_cmdctxp = htole32(rng->rng_q.q_ctx.dma_paddr); in ubsec_rng()
1736 mcr->mcr_ipktbuf.pb_addr = mcr->mcr_ipktbuf.pb_next = 0; in ubsec_rng()
1737 mcr->mcr_ipktbuf.pb_len = 0; in ubsec_rng()
[all …]
/freebsd-12-stable/usr.sbin/bhyve/
Duart_emul.c113 uint8_t mcr; /* Modem control register (R/W) */ member
286 modem_status(uint8_t mcr) in modem_status() argument
290 if (mcr & MCR_LOOPBACK) { in modem_status()
296 if (mcr & MCR_RTS) in modem_status()
298 if (mcr & MCR_DTR) in modem_status()
300 if (mcr & MCR_OUT1) in modem_status()
302 if (mcr & MCR_OUT2) in modem_status()
348 sc->msr = modem_status(sc->mcr); in uart_reset()
388 if ((sc->mcr & MCR_LOOPBACK) != 0) { in uart_drain()
426 if (sc->mcr & MCR_LOOPBACK) { in uart_write()
[all …]
/freebsd-12-stable/sys/arm/include/
Dasm.h251 #define ISB mcr CP15_CP15ISB
252 #define DSB mcr CP15_CP15DSB
253 #define DMB mcr CP15_CP15DMB
254 #define WFI mcr CP15_CP15WFI
256 #define ISB mcr CP15_CP15ISB
257 #define DSB mcr CP15_CP15DSB /* DSB and DMB are the */
258 #define DMB mcr CP15_CP15DSB /* same prior to v6.*/
/freebsd-12-stable/sys/dev/vte/
Dif_vte.c1235 uint16_t mcr; in vte_mac_config() local
1240 mcr = CSR_READ_2(sc, VTE_MCR0); in vte_mac_config()
1241 mcr &= ~(MCR0_FC_ENB | MCR0_FULL_DUPLEX); in vte_mac_config()
1243 mcr |= MCR0_FULL_DUPLEX; in vte_mac_config()
1246 mcr |= MCR0_FC_ENB; in vte_mac_config()
1254 mcr |= MCR0_FC_ENB; in vte_mac_config()
1257 CSR_WRITE_2(sc, VTE_MCR0, mcr); in vte_mac_config()
1606 uint16_t mcr; in vte_reset() local
1609 mcr = CSR_READ_2(sc, VTE_MCR1); in vte_reset()
1610 CSR_WRITE_2(sc, VTE_MCR1, mcr | MCR1_MAC_RESET); in vte_reset()
[all …]
/freebsd-12-stable/sys/contrib/ncsw/Peripherals/BM/
Dbm_portal.c411 struct bm_mc_result *mcr; in BmPortalAcquire() local
421 while (!(mcr = bm_mc_result(p_BmPortal->p_BmPortalLow))) ; in BmPortalAcquire()
422 ret = num = (uint8_t)(mcr->verb & BM_MCR_VERB_ACQUIRE_BUFCOUNT); in BmPortalAcquire()
426 bufs[num].hi = mcr->acquire.bufs[num].hi; in BmPortalAcquire()
427 bufs[num].lo = mcr->acquire.bufs[num].lo; in BmPortalAcquire()
436 struct bm_mc_result *mcr; in BmPortalQuery() local
443 while (!(mcr = bm_mc_result(p_BmPortal->p_BmPortalLow))) ; in BmPortalQuery()
445 *p_Pools = mcr->query.ds.state; in BmPortalQuery()
447 *p_Pools = mcr->query.as.state; in BmPortalQuery()
/freebsd-12-stable/sys/dev/uart/
Duart_dev_ns8250.c497 ns8250->mcr = uart_getreg(bas, REG_MCR); in ns8250_bus_attach()
531 if (ns8250->mcr & MCR_DTR) in ns8250_bus_attach()
533 if (ns8250->mcr & MCR_RTS) in ns8250_bus_attach()
794 uint8_t lsr, mcr, ier; in ns8250_bus_probe() local
804 mcr = MCR_IE; in ns8250_bus_probe()
809 mcr |= MCR_DTR | MCR_RTS; in ns8250_bus_probe()
840 uart_setreg(bas, REG_MCR, mcr); in ns8250_bus_probe()
860 uart_setreg(bas, REG_MCR, mcr); in ns8250_bus_probe()
894 uart_setreg(bas, REG_MCR, mcr); in ns8250_bus_probe()
907 uart_setreg(bas, REG_MCR, mcr); in ns8250_bus_probe()
[all …]
Duart_dev_ns8250.h41 uint8_t mcr; member
/freebsd-12-stable/sys/mips/cavium/
Duart_dev_oct16550.c389 uint8_t mcr; member
451 oct16550->mcr = uart_getreg(bas, REG_MCR); in oct16550_bus_attach()
457 if (oct16550->mcr & MCR_DTR) in oct16550_bus_attach()
459 if (oct16550->mcr & MCR_RTS) in oct16550_bus_attach()
781 oct16550->mcr &= ~(MCR_DTR|MCR_RTS); in oct16550_bus_setsig()
783 oct16550->mcr |= MCR_DTR; in oct16550_bus_setsig()
785 oct16550->mcr |= MCR_RTS; in oct16550_bus_setsig()
786 uart_setreg(bas, REG_MCR, oct16550->mcr); in oct16550_bus_setsig()
/freebsd-12-stable/sys/mips/atheros/
Duart_dev_ar933x.c646 ns8250->mcr &= ~(MCR_DTR|MCR_RTS); in ar933x_bus_setsig()
648 ns8250->mcr |= MCR_DTR; in ar933x_bus_setsig()
650 ns8250->mcr |= MCR_RTS; in ar933x_bus_setsig()
651 uart_setreg(bas, REG_MCR, ns8250->mcr); in ar933x_bus_setsig()
/freebsd-12-stable/sys/dev/cy/
Dcy.c1844 int mcr; in cymodem() local
1850 mcr = com->mcr_image; in cymodem()
1851 if (mcr & com->mcr_dtr) in cymodem()
1853 if (mcr & com->mcr_rts) in cymodem()
1878 mcr = com->mcr_image; in cymodem()
1880 mcr |= com->mcr_dtr; in cymodem()
1882 mcr &= ~com->mcr_dtr; in cymodem()
1884 mcr |= com->mcr_rts; in cymodem()
1886 mcr &= ~com->mcr_rts; in cymodem()
1889 com->mcr_image = mcr; in cymodem()
[all …]
/freebsd-12-stable/sys/arm/mv/armadaxp/
Dmptramp.S36 mcr p15, 0, r0, c7, c7, 0
/freebsd-12-stable/sys/dev/usb/serial/
Dumcs.c616 uint8_t mcr = sc->sc_ports[pn].sc_mcr; in umcs7840_cfg_param() local
663 mcr |= MCS7840_UART_MCR_CTSRTS; in umcs7840_cfg_param()
666 mcr &= ~MCS7840_UART_MCR_CTSRTS; in umcs7840_cfg_param()
669 mcr |= MCS7840_UART_MCR_DTRDSR; in umcs7840_cfg_param()
672 mcr &= ~MCS7840_UART_MCR_DTRDSR; in umcs7840_cfg_param()
678 sc->sc_ports[pn].sc_mcr = mcr; in umcs7840_cfg_param()
/freebsd-12-stable/stand/arm/uboot/
Dstart.S46 mcr p15, 0, ip, c1, c0, 0

12