Home
last modified time | relevance | path

Searched refs:max_ref_div (Results 1 – 3 of 3) sorted by relevance

/freebsd-12-stable/sys/dev/drm2/radeon/
Dradeon_clocks.c305 dcpll->max_ref_div = 0x3ff; in radeon_get_clock_info()
311 p1pll->max_ref_div = 0x3ff; in radeon_get_clock_info()
317 p2pll->max_ref_div = 0x3ff; in radeon_get_clock_info()
326 spll->max_ref_div = 0xff; in radeon_get_clock_info()
335 mpll->max_ref_div = 0xff; in radeon_get_clock_info()
Dradeon_display.c837 while (ref_div <= pll->max_ref_div) { in radeon_compute_pll_avivo()
885 uint32_t max_ref_div = pll->max_ref_div; in radeon_compute_pll_legacy() local
901 DRM_DEBUG_KMS("PLL freq %ju %u %u\n", (uintmax_t)freq, pll->min_ref_div, pll->max_ref_div); in radeon_compute_pll_legacy()
916 min_ref_div = max_ref_div = pll->reference_div; in radeon_compute_pll_legacy()
918 while (min_ref_div < max_ref_div-1) { in radeon_compute_pll_legacy()
919 uint32_t mid = (min_ref_div + max_ref_div) / 2; in radeon_compute_pll_legacy()
922 max_ref_div = mid; in radeon_compute_pll_legacy()
957 for (ref_div = min_ref_div; ref_div <= max_ref_div; ++ref_div) { in radeon_compute_pll_legacy()
Dradeon_mode.h173 uint32_t max_ref_div; member