Home
last modified time | relevance | path

Searched refs:hblank (Results 1 – 6 of 6) sorted by relevance

/freebsd-12-stable/sys/dev/drm2/
Ddrm_modes.c176 int vsyncandback_porch, vback_porch, hblank; in drm_cvt_mode() local
213 hblank = drm_mode->hdisplay * hblank_percentage / in drm_cvt_mode()
215 hblank -= hblank % (2 * CVT_H_GRANULARITY); in drm_cvt_mode()
217 drm_mode->htotal = drm_mode->hdisplay + hblank; in drm_cvt_mode()
218 drm_mode->hsync_end = drm_mode->hdisplay + hblank / 2; in drm_cvt_mode()
329 unsigned int hblank, total_pixels, pixel_freq; in drm_gtf_mode_complex() local
419 hblank = total_active_pixels * ideal_duty_cycle / in drm_gtf_mode_complex()
421 hblank = (hblank + GTF_CELL_GRAN) / (2 * GTF_CELL_GRAN); in drm_gtf_mode_complex()
422 hblank = hblank * 2 * GTF_CELL_GRAN; in drm_gtf_mode_complex()
424 total_pixels = total_active_pixels + hblank; in drm_gtf_mode_complex()
[all …]
Ddrm_edid.c910 unsigned hblank = (pt->hactive_hblank_hi & 0xf) << 8 | pt->hblank_lo; in drm_mode_detailed() local
956 mode->htotal = mode->hdisplay + hblank; in drm_mode_detailed()
/freebsd-12-stable/sys/dev/drm2/radeon/
Dradeon_encoders.c281 unsigned hblank = native_mode->htotal - native_mode->hdisplay; in radeon_panel_mode_fixup() local
296 adjusted_mode->htotal = native_mode->hdisplay + hblank; in radeon_panel_mode_fixup()
311 adjusted_mode->crtc_htotal = adjusted_mode->crtc_hdisplay + hblank; in radeon_panel_mode_fixup()
/freebsd-12-stable/sys/dev/hdmi/
Ddwc_hdmi.c118 int hblank, vblank, hsync_len, hfp, vfp; in dwc_hdmi_av_composer() local
156 hblank = sc->sc_mode.htotal - sc->sc_mode.hdisplay; in dwc_hdmi_av_composer()
157 WR1(sc, HDMI_FC_INHBLANK1, hblank >> 8); in dwc_hdmi_av_composer()
158 WR1(sc, HDMI_FC_INHBLANK0, hblank); in dwc_hdmi_av_composer()
/freebsd-12-stable/sys/dev/videomode/
Dedid.c372 unsigned hactive, hblank, hsyncwid, hsyncoff; in edid_det_timing() local
386 hblank = EDID_DET_TIMING_HBLANK(data); in edid_det_timing()
398 vmp->htotal = hactive + hblank; in edid_det_timing()
/freebsd-12-stable/sys/dev/drm2/i915/
Dintel_display.c9471 u32 hblank; member
9521 error->pipe[i].hblank = I915_READ(HBLANK(cpu_transcoder)); in intel_display_capture_error_state()
9545 seq_printf(m, " HBLANK: %08x\n", error->pipe[i].hblank); in intel_display_print_error_state()