Searched refs:getRegClassConstraint (Results 1 – 8 of 8) sorted by relevance
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/CodeGen/ |
| D | MachineCopyPropagation.cpp | 391 UseI.getRegClassConstraint(UseIdx, TII, TRI)) in isBackwardPropagatableRegClassCopy()
411 UseI.getRegClassConstraint(UseIdx, TII, TRI)) in isForwardableRegClassCopy()
|
| D | TailDuplicator.cpp | 447 auto *NewRC = MI->getRegClassConstraint(i, TII, TRI); in duplicateInstruction()
|
| D | MachineInstr.cpp | 880 MachineInstr::getRegClassConstraint(unsigned OpIdx, in getRegClassConstraint() function in MachineInstr
951 const TargetRegisterClass *OpRC = getRegClassConstraint(OpIdx, TII, TRI); in getRegClassConstraintEffect()
|
| D | TargetInstrInfo.cpp | 817 const TargetRegisterClass *RC = Root.getRegClassConstraint(0, TII, TRI); in reassociateOps()
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| D | RegisterBankInfo.cpp | 119 const TargetRegisterClass *RC = MI.getRegClassConstraint(OpIdx, &TII, TRI); in getRegBankFromConstraints()
|
| /freebsd-12-stable/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| D | MachineInstr.h | 1492 getRegClassConstraint(unsigned OpIdx,
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| D | AArch64InstrInfo.cpp | 1199 Instr.getRegClassConstraint(OpIdx, TII, TRI); in UpdateOperandRegClass()
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| D | SIInstrInfo.cpp | 3773 const TargetRegisterClass *RC = MI.getRegClassConstraint(I, this, &RI); in verifyInstruction()
|