Home
last modified time | relevance | path

Searched refs:getInterval (Results 1 – 25 of 40) sorted by relevance

12

/freebsd-12-stable/contrib/llvm-project/llvm/lib/CodeGen/
DLiveRangeEdit.cpp46 LiveInterval &OldLI = LIS.getInterval(OldReg); in createEmptyIntervalFrom()
66 LIS.getInterval(VReg).markNotSpillable(); in createFrom()
86 LiveInterval &OrigLI = LIS.getInterval(Original); in scanRemattable()
124 LiveInterval &li = LIS.getInterval(MO.getReg()); in allUsesAvailableAt()
298 LiveInterval &OrigLI = LIS.getInterval(Original); in eliminateDeadDef()
322 LiveInterval &LI = LIS.getInterval(Reg); in eliminateDeadDef()
388 ToShrink.remove(&LIS.getInterval(Reg)); in eliminateDeadDef()
465 LiveInterval &LI = LIS.getInterval(get(I)); in calculateRegClassAndHint()
DInlineSpiller.cpp280 LIS.getInterval(MO.getReg()); in getVDefInterval()
350 LiveInterval &SnipLI = LIS.getInterval(SnipReg); in collectRegsToSpill()
394 LiveInterval &SrcLI = LIS.getInterval(SrcReg); in hoistSpillInsideBB()
405 LiveInterval &OrigLI = LIS.getInterval(Original); in hoistSpillInsideBB()
481 LiveInterval &DstLI = LIS.getInterval(DstReg); in eliminateRedundantSpills()
533 LiveInterval &SnipLI = LIS.getInterval(MI->getOperand(1).getReg()); in markValueUsed()
601 LiveInterval &OrigLI = LIS.getInterval(Original); in reMaterializeFor()
678 LiveInterval &LI = LIS.getInterval(Reg); in reMaterializeAll()
699 LiveInterval &LI = LIS.getInterval(Reg); in reMaterializeAll()
735 (!LIS.getInterval(Reg).empty() || !MRI.reg_nodbg_empty(Reg)) && in reMaterializeAll()
[all …]
DSplitKit.cpp344 const LiveInterval &Orig = LIS.getInterval(OrigReg); in isOriginalEndpoint()
473 LiveInterval *LI = &LIS.getInterval(Edit->get(RegIdx)); in defValue()
516 addDeadDef(LIS.getInterval(Edit->get(RegIdx)), VNI, false); in forceRecompute()
563 LiveInterval &DestLI = LIS.getInterval(Edit->get(RegIdx)); in buildCopy()
591 LiveInterval *LI = &LIS.getInterval(Edit->get(RegIdx)); in defFromParent()
599 LiveInterval &OrigLI = LIS.getInterval(Original); in defFromParent()
848 LiveInterval *LI = &LIS.getInterval(Edit->get(0)); in removeBackCopies()
955 LiveInterval *LI = &LIS.getInterval(Edit->get(0)); in computeRedundantBackCopies()
1008 LiveInterval *LI = &LIS.getInterval(Edit->get(0)); in hoistCopies()
1157 LiveInterval &LI = LIS.getInterval(Edit->get(RegIdx)); in transferValues()
[all …]
DRegisterCoalescer.cpp631 LIS->getInterval(CP.isFlipped() ? CP.getDstReg() : CP.getSrcReg()); in adjustCopiesBackFrom()
633 LIS->getInterval(CP.isFlipped() ? CP.getSrcReg() : CP.getDstReg()); in adjustCopiesBackFrom()
819 LIS->getInterval(CP.isFlipped() ? CP.getDstReg() : CP.getSrcReg()); in removeCopyByCommutingDef()
821 LIS->getInterval(CP.isFlipped() ? CP.getSrcReg() : CP.getDstReg()); in removeCopyByCommutingDef()
1118 LIS->getInterval(CP.isFlipped() ? CP.getDstReg() : CP.getSrcReg()); in removePartialRedundancy()
1120 LIS->getInterval(CP.isFlipped() ? CP.getSrcReg() : CP.getDstReg()); in removePartialRedundancy()
1297 LiveInterval &SrcInt = LIS->getInterval(SrcReg); in reMaterializeTrivialDef()
1440 LiveInterval &DstInt = LIS->getInterval(DstReg); in reMaterializeTrivialDef()
1630 const LiveInterval &SrcLI = LIS->getInterval(SrcReg); in eliminateUndefCopy()
1645 LiveInterval &DstLI = LIS->getInterval(DstReg); in eliminateUndefCopy()
[all …]
DCalcSpillWeights.cpp41 calculateSpillWeightAndHint(LIS.getInterval(Reg)); in calculateSpillWeightsAndHints()
113 const LiveInterval &SrcLI = LIS.getInterval(Reg); in isRematerializable()
169 const LiveInterval &OrigInt = LIS.getInterval(Original); in weightCalcHelper()
DRegAllocBase.cpp78 enqueue(&LIS->getInterval(Reg)); in seedLiveRegs()
152 LiveInterval *SplitVirtReg = &LIS->getInterval(Reg); in allocatePhysRegs()
DRegAllocPBQP.cpp201 LIS.getInterval(G.getNodeMetadata(NId).getVReg()).weight(); in apply()
334 LiveInterval &LI = LIS.getInterval(VReg); in apply()
607 LiveInterval &VRegLI = LIS.getInterval(VReg); in initializeGraph()
666 if (LIS.getInterval(VReg).empty()) { in initializeGraph()
695 LiveRangeEdit LRE(&LIS.getInterval(VReg), NewIntervals, MF, LIS, &VRM, in spillVReg()
707 const LiveInterval &LI = LIS.getInterval(R); in spillVReg()
762 LiveInterval &LI = LIS.getInterval(R); in finalizeAlloc()
DPHIElimination.cpp406 LiveInterval &DestLI = LIS->getInterval(DestReg); in LowerPHINode()
561 LiveInterval &SrcLI = LIS->getInterval(SrcReg); in LowerPHINode()
721 return LIS->isLiveInToMBB(LIS->getInterval(Reg), MBB); in isLiveIn()
736 const LiveInterval &LI = LIS->getInterval(Reg); in isLiveOutPastPHIs()
DRegAllocBasic.cpp150 LiveInterval &LI = LIS->getInterval(VirtReg); in INITIALIZE_PASS_DEPENDENCY()
169 LiveInterval &LI = LIS->getInterval(VirtReg); in LRE_WillShrinkVirtReg()
DRegAllocGreedy.cpp690 LiveInterval &LI = LIS->getInterval(VirtReg); in LRE_CanEraseVirtReg()
709 LiveInterval &LI = LIS->getInterval(VirtReg); in LRE_WillShrinkVirtReg()
808 LiveInterval *LI = &LIS->getInterval(~CurQueue.top().second); in dequeue()
1555 getCheapestEvicteeWeight(Order, LIS->getInterval(Evictee), in splitCanCauseEvictionChain()
1572 LiveInterval &EvictorLI = LIS->getInterval(Evictor); in splitCanCauseEvictionChain()
1580 VRAI->futureWeight(LIS->getInterval(Evictee), in splitCanCauseEvictionChain()
1822 LiveInterval &Reg = LIS->getInterval(LREdit.get(I)); in splitAroundRegion()
2074 LiveInterval &LI = LIS->getInterval(LREdit.get(I)); in tryBlockSplit()
2469 setStage(LIS->getInterval(LREdit.get(I)), RS_Split2); in tryLocalSplit()
2734 if (RecoloringCandidates.count(&LIS->getInterval(R))) in tryLastChanceRecoloring()
[all …]
DTwoAddressInstructionPass.cpp298 LiveInterval &LI = LIS->getInterval(Reg); in isPlainlyKilled()
737 LiveInterval &LI = LIS->getInterval(Reg); in rescheduleMIBelowKill()
926 LiveInterval &LI = LIS->getInterval(Reg); in rescheduleKillAboveMI()
1438 LiveInterval &LI = LIS->getInterval(RegA); in processTiedPairs()
1499 LiveInterval &LI = LIS->getInterval(RegB); in processTiedPairs()
DLiveDebugVariables.cpp842 const LiveInterval &LI = LIS->getInterval(Reg); in handleDebugValue()
1057 LiveInterval *DstLI = &LIS.getInterval(DstReg); in addDefsFromCopies()
1132 LI = &LIS.getInterval(LocMO.getReg()); in computeIntervals()
1151 LiveInterval *LI = &LIS.getInterval(LocMO.getReg()); in computeIntervals()
1354 LiveInterval *LI = &LIS.getInterval(NewRegs[i]); in splitLocation()
1474 const LiveInterval &LI = LIS->getInterval(NewReg); in splitPHIRegister()
DLiveIntervals.cpp167 OS << getInterval(Reg) << '\n'; in print()
396 const LiveInterval &LI = getInterval(Reg); in extendSegmentsToUses()
712 const LiveInterval &LI = getInterval(Reg); in addKillFlags()
1034 LiveInterval &LI = LIS.getInterval(Reg); in updateAllRanges()
1559 LiveInterval &LI = getInterval(Reg); in handleMoveIntoNewBundle()
1700 LiveInterval &LI = getInterval(Reg); in repairIntervalsInRange()
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/PowerPC/
DPPCVSXFMAMutate.cpp112 LIS->getInterval(MI.getOperand(1).getReg()).Query(FMAIdx).valueIn(); in processBlock()
192 if (LIS->getInterval(Reg2).Query(FMAIdx).isKill() in processBlock()
196 } else if (LIS->getInterval(Reg3).Query(FMAIdx).isKill() in processBlock()
213 !LIS->getInterval(AddendSrcReg).liveAt(FMAIdx)) in processBlock()
281 LiveInterval &FMAInt = LIS->getInterval(OldFMAReg); in processBlock()
299 LiveInterval &NewFMAInt = LIS->getInterval(KilledProdReg); in processBlock()
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/AArch64/
DAArch64PBQPRegAlloc.cpp186 const LiveInterval &ld = LIs.getInterval(Rd); in addIntraChainConstraint()
187 const LiveInterval &la = LIs.getInterval(Ra); in addIntraChainConstraint()
262 const LiveInterval &ld = LIs.getInterval(Rd); in addInterChainConstraint()
268 const LiveInterval &lr = LIs.getInterval(r); in addInterChainConstraint()
321 const LiveInterval &LI = LIs.getInterval(reg); in regJustKilledBefore()
/freebsd-12-stable/contrib/llvm-project/llvm/include/llvm/CodeGen/
DLiveStacks.h64 LiveInterval &getInterval(int Slot) { in getInterval() function
71 const LiveInterval &getInterval(int Slot) const { in getInterval() function
DLiveIntervals.h114 LiveInterval &getInterval(Register Reg) { in getInterval() function
121 const LiveInterval &getInterval(Register Reg) const { in getInterval() function
122 return const_cast<LiveIntervals*>(this)->getInterval(Reg); in getInterval()
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/WebAssembly/
DWebAssemblyOptimizeLiveIntervals.cpp91 LIS.splitSeparateComponents(LIS.getInterval(Reg), SplitLIs); in runOnMachineFunction()
112 LiveInterval &LI = LIS.getInterval(MI->getOperand(0).getReg()); in runOnMachineFunction()
DWebAssemblyMemIntrinsicResults.cpp91 LiveInterval *FromLI = &LIS.getInterval(FromReg); in replaceDominatedUses()
92 LiveInterval *ToLI = &LIS.getInterval(ToReg); in replaceDominatedUses()
DWebAssemblyRegStackify.cpp274 if (const VNInfo *ValNo = LIS.getInterval(Reg).getVNInfoBefore( in getVRegDef()
291 const LiveInterval &LI = LIS.getInterval(Reg); in hasOneUse()
436 const LiveInterval &LI = LIS.getInterval(Reg); in oneUseDominatesOtherUses()
540 LiveInterval &LI = LIS.getInterval(Reg); in moveForSingleUse()
582 LiveInterval &LI = LIS.getInterval(Reg); in rematerializeCheapDef()
655 LiveInterval &LI = LIS.getInterval(Reg); in moveAndTeeForMultiUse()
DWebAssemblyRegColoring.cpp108 LiveInterval *LI = &Liveness->getInterval(VReg); in runOnMachineFunction()
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/Hexagon/
DHexagonRegisterInfo.cpp382 return !any_of(LIS.getInterval(DstReg), HasCall) && in shouldCoalesce()
383 !any_of(LIS.getInterval(SrcReg), HasCall); in shouldCoalesce()
391 return any_of(LIS.getInterval(LargeReg), HasCall) || in shouldCoalesce()
392 !any_of(LIS.getInterval(SmallReg), HasCall); in shouldCoalesce()
DHexagonExpandCondsets.cpp335 LiveInterval &LI = LIS->getInterval(Reg); in updateKillFlags()
427 LiveInterval &LI = LIS->getInterval(Reg); in updateDeadsInRange()
529 LiveInterval &LI = LIS->getInterval(Reg); in updateDeadFlags()
574 LIS->getInterval(R).verify(); in updateLiveness()
1137 LiveInterval &L1 = LIS->getInterval(R1.Reg); in coalesceRegisters()
1138 LiveInterval &L2 = LIS->getInterval(R2.Reg); in coalesceRegisters()
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/
DGCNRegPressure.cpp33 const auto &LI = LIS.getInterval(Reg); in printLivesAt()
249 const auto &LI = LIS.getInterval(Reg); in getLiveLaneMask()
367 const LiveInterval &LI = LIS.getInterval(It.first); in advanceBeforeNext()
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/X86/
DX86TileConfig.cpp187 LIS.extendToIndices(LIS.getInterval(R), {SIdx.getRegSlot()}); in INITIALIZE_PASS_DEPENDENCY()

12